Scholarworks@UNIST: Browsing Repository

A Novel Ternary Multiplier based on Ternary CMOS Compact Model File

Kang, Yesung , Kim, Jaewoo , Kim, Sunmin , Shin, Sunhae , Jang, E-San , Jeong, Jae Won , Kim, Kyung Rok , Kang, Seokhyeong

Conference Paper Issue Date2017-05-22 View37

Advanced bulk CMOS technology-based standard ternary inverter for compact multi-valued analog-to-digital converter

Shin, Sunhae , Kyung Rok Kim

Conference Paper Issue Date2016-02-23 View19

CMOS-Compatible Ternary Device Platform for Physical Synthesis of Multi-valued Logic Circuits File

Shin, Sunhae , Jang, Esan , Jeong, Jae Won , Kim, Kyung Rok

Conference Paper Issue Date2017-05-22 View20

Common Body for Ternary CMOS Logic Gates for Endurance of the Input Pattern Effects on Intermediate State Level

Jang, Esan , Shin, Sunhae , Jeong, Jae Won , Kim, Kyung Rok

Conference Paper Issue Date2018-02-05 View55

Compact CMOS-based multi-valued literal gate as a building block for multi valued logic and memory applications

Jang, E-San , Shin, Sunhae , Jeong, Jae Won , Kim, Kyung Rok

Conference Paper Issue Date2016-02-23 View22

Compact Design of Low Power Standard Ternary Inverter Based on OFF-State Current Mechanism Using Nano-CMOS Technology File

Shin, Sunhae , Jang, Esan , Jeong, Jae Won , Park, Byung-Gook , Kim, Kyung Rok

Article Issue Date2015-08 View39

Compact Model for Positive Gain-Embedded Voltage Transfer Curve of Inverter Based on Novel I-V Curves for Multi-Peak NDR

Jeong, Jaewon , Shin, Sunhae , Jang, Esan , Kim, Kyung Rok

Conference Paper Issue Date2017-02-15 View29

Demonstration of standrad ternary inverter based on CMOS technology File

Shin, Sunhae , Jang, Esan , Jeong, Jae Won , Kim, Kyung Rok

Conference Paper Issue Date2016-06-12 View27

Device optimization on gate oxide and spacer dielectric permittivity for 'well-tempered' nanoscale MOSFET File

Jang, Esan , Shin, Sunhae , Jung, Jae Won , Jung, Yu Jung , Kim, Kyung Rok

Conference Paper Issue Date2016-06-12 View21

Extraction Method for Substrate-Related Components of Vertical Junctionless Silicon Nanowire Field-Effect Transistors and Its Verification on Radio Frequency Characteristics File

Shin, Sunhae , Kang, In Man , Kim, Kyung Rok

Article Issue Date2012-06 View72

Gate induced drain leakage reduction with analysis of gate fringing field effect on high-kappa/metal gate CMOS technology File

Jang, Esan , Shin, Sunhae , Jung, Jae Won , Kim, Kyung Rok

Article Issue Date2015-06 View48

Low Leakage III-V/Ge CMOS FinFET Design for High-Performance Logic Applications with High-k Spacer Technology

Jang, E-San , Shin, Sunhae , Jeong, Jae Won , Kim, Kyung Rok

Conference Paper Issue Date2017-07-03 View23

Low Leakage III-V/Ge CMOS FinFET Design for High-Performance Logic Applications with High-kappa Spacer Technology File

Jang, Esan , Shin, Sunhae , Jeong, Jae Won , Kim, Kyung Rok

Article Issue Date2018-06 View36

Low leakage III-V/Ge CMOS FinFET design with high-k spacer technology

Jang, E-San , Shin, Sunhae , Jeong, Jae Won , Kim, Kyung Rok

Conference Paper Issue Date2017-02-14 View25

Multi-Valued Logic Based on CMOS technology

Kim, Kyung Rok , Shin, Sunhae , Jang, Esan , Jung, Jae Won

Conference Paper Issue Date2015-07-02 View23

Multiple Negative Differential Resistance Device by Using the Ambipolar Behavior of TFET with Fast Switching Characteristics

Jeong, Jae Won , Shin, Sunhae , Jang, E-san , Kim, Kyung Rok

Conference Paper Issue Date2015-02-11 View21

Multiple Negative Differential Resistance Device by Using the Ambipolar Behavior of Tunneling Field Effect Transistor with Fast Switching Characteristics File

Jeong, Jae Won , Jang, E-San , Shin, Sunhae , Kim, Kyung Rok

Article Issue Date2016-05 View41

Multiple negative differential resistance devices with ultra-high peak-to-valley current ratio for practical multi-valued logic and memory applications File

Shin, Sunhae , Kim, Kyung Rok

Article Issue Date2015-06 View83

Negative differential resistance devices with ultra-high peak-to-valley current ratio and its multiple switching characteristics File

Shin, Sunhae , Kang, In Man , Kim, Kyung Rok

Article Issue Date2013-12 View74

Negative Differential Resistance Devices with Ultra-High Peak-to-Valley Current Ratio and Its Multiple Switching Characteristics

Shin, Sunhae , Kim, Kyung Rok

Conference Paper Issue Date2013-02-04 View22

Negative Differential Resistance Devices with Ultra-High-Peak-to-Valley Current Ratio Based on Silicon Nanowire Structure File

Kim, Kyung Rok , Shin, Sunhae , Ryu, Min Woo

Conference Paper Issue Date2012-06-10 View24

New analysis of 6T-SRAM and its extensibility to multi-bit SRAM based on negative differential resistance and transconductance characteristics

Shin, Sunhae , Kim, Kyung Rok

Conference Paper Issue Date2015-11-12 View25

Novel Extraction Method for Source and Drain Series Resistances in Silicon Nanowire Metal-Oxide-Semiconductor Field-Effect-Transistors Based on Radio-Frequency Analysis File

Kim, Kyung Rok , Shin, Sunhae , Cho, Seongjae , Lee, Jung-Hee , Kang, In Man

Article Issue Date2013-03 View68

Novel Extraction Method for Source and Drain Series Resistances in Silicon Nanowire MOSFETs Based on Radio-Frequency Analysis File

Kim, Kyung Rok , Shin, Sunhae , Cho, Seongjae , Lee, Jung-Hee , Kang, In Man

Conference Paper Issue Date2012-09-17 View41

Novel five-state latch using double-peak negative differential resistance and standard ternary inverter File

Shin, Sunhae , Kim, Kyung Rok

Article Issue Date2016-03 View39

Novel Tri-state Inverter Based on Junction Band-to-Band Tunneling-Enhanced Silicon Nanoscale CMOS Technology File

Kim, Yosep , Shin, Sunhae , Kim, Kyung Rok

Conference Paper Issue Date2013-08-05 View26

Novel Tri-State Latch using Single-Peak Negative Differential Resistance Devices File

Kim, Kyung Rok , Shin, Sunhae

Conference Paper Issue Date2014-06-09 View22

Performance Investigation of Ternary CMOS-based Standard Ternary Inverter with Retrograde Channel Profile

Shin, Sunhae , Jeong, Jaewon , Kim, Kyung Rok

Conference Paper Issue Date2018-02-05 View24

Plasmonic Terahertz Wave Detectors Based on Silicon Field-Effect Transistors

Kim, Kyung Rok , Ryu, MW , Shin, Sunhae , Hwang, Hee Cheol , Park, Kibog

Conference Paper Issue Date2012-06-27 View40

Standard Ternary Inverter Based on Junction Leakage-Enhanced Nanoscale Planar CMOS and Its Variation Immunity File

Kim, Kyung Rok , Shin, Sunhae , Jang, Esan

Conference Paper Issue Date2014-06-08 View23

Tunnel FET-based negative differential resistance device with triple-peaks and ultra-high peak-to-valley current ratio

Jae Won Jeong , Shin, Sunhae , Jang, Esan , Kim, Kyung Rok

Conference Paper Issue Date2016-02-23 View23

Tunnel Junction-Embedded Field-Effect Transistor for Negative Differential Resistance and Its Multi-Valued Logic and Memory Applications File File

Shin, Sunhae

Thesis Issue Date2013-02 View29

Tunnelling-based ternary metal–oxide–semiconductor technology File

Jeong, Jae Won , Choi, Young Eun , Kim, Woo Seok , Park, Jee-Ho , Kim, Sunmean , Shin, Sunhae , Lee, Kyuho , Chang, Jiwon , Kim, Seong-Jin , Kim, Kyung Rok

Article Issue Date2019-07 View91

Ultra-Low Power Ternary CMOS Platform for Physical Synthesis of Multi-Valued Logic and Memory Applications File File

Shin, Sunhae

Thesis Issue Date2017-08 View25

Ultra-Low Standby Power and Static Noise-Immune Standard Ternary Inverter Based on Nanoscale Ternary CMOS Technology File

Shin, Sunhae , Jeong, Jae Won , Jang, Esan , Kim, Kyung Rok

Conference Paper Issue Date2017-07-26 View29

Scholarworks@UNIST

Browsing by Author : Shin, Sunhae

UNIST | Library