We demonstrate a standard ternary inverter (STI) by using gate-last CMOS process with novel I-V characteristics based on off-state mechanism. Though the controllable α′ and β′ with respective design parameters, STI operation at VDD= 1 V have been investigated with static noise margin (SNM) of 210 mV.