File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

이규호

Lee, Kyuho Jason
Intelligent Systems Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Tunnelling-based ternary metal–oxide–semiconductor technology

Author(s)
Jeong, Jae WonChoi, Young EunKim, Woo SeokPark, Jee-HoKim, SunmeanShin, SunhaeLee, KyuhoChang, JiwonKim, Seong-JinKim, Kyung Rok
Issued Date
2019-07
DOI
10.1038/s41928-019-0272-8
URI
https://scholarworks.unist.ac.kr/handle/201301/26858
Fulltext
https://www.nature.com/articles/s41928-019-0272-8
Citation
NATURE ELECTRONICS, v.2, no.7, pp.307 - 3112
Abstract
The power density limits of complementary metal–oxide–semiconductor (CMOS) technology could be overcome by moving from a binary to a ternary logic system. However, ternary devices are typically based on multi-threshold voltage schemes, which make the development of power-scalable and mass-producible ternary device platforms challenging. Here we report a wafer-scale and energy-efficient ternary CMOS technology. Our approach is based on a single threshold voltage and relies on a third voltage state created using an off-state constant current that originates from quantum-mechanical band-to-band tunnelling. This constant current can be scaled down to a sub-picoampere level under a low applied voltage of 0.5 V. Analysis of a ternary CMOS inverter illustrates the variation tolerance of the third intermediate output voltage state, and its symmetric in–out voltage-transfer characteristics allow integrated circuits with ternary logic and memory latch-cell functions to be demonstrated.
Publisher
NATURE PUBLISHING GROUP
ISSN
2520-1131
Keyword
MULTIPLE-VALUED LOGICDESIGNCMOSMOSFETSFETS

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.