Scholarworks@UNIST

UNIST Library
Search

Browsing by Author : Drewniak, James L.

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
가 나 다 라 마 바 사 아 자 차 카 타 파 하
Sort by: In order: Results/Page Etal:

Showing results 2 to 9 of 9

Closed-Form Expressions for the Maximum Transient Noise Voltage Caused by an IC Switching Current on a Power Distribution Network File

Kim, Jingook , Li, Liang , Wu, Songping , Wang, Hanfeng , Takita, Yuzo , Takeuchi, Hayato , Araki, Kenji , Fan, Jun , Drewniak, James L.

Article Issue Date2012-10 View49
Design Criteria and Error Sensitivity of Time-Domain Channel Characterization (TCC) for Asymmetry Fixture De-Embedding File

Yoon, Changwook , Tsiklauri, Mikheil , Zvonkin, Mikhail , Chen, Qinghua Bill , Aflaki, Aman , Kim, Jingook , Fan, Jun , Drewniak, James L.

Article Issue Date2015-08 View11
Equivalent circuit model for power bus design in multi-layer PCBs with via arrays File

Kim, Jingook , Shringarpure, Ketan , Fan, Jun , Kim, Joungho , Drewniak, James L.

Article Issue Date2011-02 View20
Extraction of equivalent inductance in package-PCB hierarchical power distribution network File

Kim, Jingook , Kim, Jaemin , Ren, Liehui , Fan, Jun , Kim, Joungho , Drewniak, James L.

Conference Paper Issue Date2009-10-19 View15
Formulation and Network Model Reduction for Analysis of the Power Distribution Network in a Production-Level Multilayered Printed Circuit Board File

Shringarpure, Ketan , Pan, Siming , Kim, Jingook , Fan, Jun , Achkir, Brice , Archambeault, Bruce , Drewniak, James L.

Article Issue Date2016-06 View13
Inductance Calculations for Plane-Pair Area Fills With Vias in a Power Distribution Network Using a Cavity Model and Partial Inductances File

Kim, Jingook , Fan, Jun , Ruehli, Albert E. , Kim, Joungho , Drewniak, James L.

Article Issue Date2011-08 View14
Innovative PDN design guidelines for practical high layer-count PCBs

Shringarpure, Ketan , Pan, Siming , Kim, Jingook , Achkir, Brice , Archambeault, Bruce , Fan, Jun , Drewniak, James L.

Conference Paper Issue Date2013-01-28 View11
Sensitivity Analysis of a Circuit Model for Power Distribution Network in a Multilayered Printed Circuit Board File

Shringarpure, Ketan , Pan, Siming , Kim, Jingook , Fan, Jun , Achkir, Brice , Archambeault, Bruce , Drewniak, James L.

Article Issue Date2017-12 View16
1

RSS 1.0 RSS 2.0

CONTACT US

UNIST | Library

Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr

Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.

ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.