ScholarWorks: Researcher Page

BROWSE

Researcher Page

This table browses all dspace content
Issue Date	Title	Author(s)	Type	View	Altmetrics
2019-09	Cost-effective stochastic MAC circuits for deep neural networks	Sim, Hyeonuk; Lee, Jongeun	ARTICLE	108	Cost-effective stochastic MAC circuits for deep neural networks
2019-07	Mask Technique for Fast and Efficient Training of Binary Resistive Crossbar Arrays	Fouda, Mohammed E.; Lee, Sugil; Lee, Jongeun, et al	ARTICLE	120	Mask Technique for Fast and Efficient Training of Binary Resistive Crossbar Arrays
2019-05	Double MAC on a DSP: Boosting the Performance of Convolutional Neural Networks on FPGAs	Lee, Sugil; Kim, Daewoo; Nguyen, Dong, et al	ARTICLE	324	Double MAC on a DSP: Boosting the Performance of Convolutional Neural Networks on FPGAs
2018-12	An Efficient and Accurate Stochastic Number Generator Using Even-distribution Coding	Zhakatayev, Aidyn; Kim, Kyounghoon; Choi, Kiyoung, et al	ARTICLE	368	An Efficient and Accurate Stochastic Number Generator Using Even-distribution Coding
2017-12	Efficient Execution of Stream Graphs on Coarse-Grained Reconfigurable Architectures	Oh, Sangyun; Lee, Hongsik; Lee, Jongeun	ARTICLE	425	Efficient Execution of Stream Graphs on Coarse-Grained Reconfigurable Architectures
2016-08	Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces	Sim, Hyeonuk; Rahman, Atul; Lee, Jongeun	ARTICLE	365	Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces
2016-07	Mapping imperfect loops to coarse-grained reconfigurable architectures	Sim, Hyeonuk; Lee, Hongsik; Seo, Seongseok, et al	ARTICLE	686	Mapping imperfect loops to coarse-grained reconfigurable architectures
2015-12	Scalable application mapping for SIMD reconfigurable architecture	Kim, Yongjoo; Lee, Jongeun; Lee, Jinyong, et al	ARTICLE	539	Scalable application mapping for SIMD reconfigurable architecture
2014-05	Improving performance of loops on DIAM-based VLIW architectures	Lee, Jinyong; Lee, Jongwon; Paek, Yunheung, et al	ARTICLE	613	Improving performance of loops on DIAM-based VLIW architectures
2014-03	Configurable range memory for effective data reuse on programmable accelerators	Lee, Jongeun; Seo, Seongseok; Paek, Jongkyung, et al	ARTICLE	601	Configurable range memory for effective data reuse on programmable accelerators
2014-02	Design and optimization for embedded and real-time computing systems and applications	Lee, Jongeun; Goddard, Steve; Kuo, Chin-Fu	ARTICLE	613	Design and optimization for embedded and real-time computing systems and applications
2013-12	Evaluator-executor transformation for efficient pipelining of loops with conditionals	Jeong, Yeonghun; Seo, Seongseok; Lee, Jongeun	ARTICLE	561	Evaluator-executor transformation for efficient pipelining of loops with conditionals
2013-11	Software-based register file vulnerability reduction for embedded processors	Lee, Jongeun; Shrivastava, Aviral	ARTICLE	525	Software-based register file vulnerability reduction for embedded processors
2013-10	Architecture Customization of On-Chip Reconfigurable Accelerators	Yoon, Jonghee W.; Lee, Jongeun; Park, Sanghyun, et al	ARTICLE	502	Architecture Customization of On-Chip Reconfigurable Accelerators
2012-07	Return Data Interleaving for Multi-Channel Embedded CMPs Systems	Hong, Fei; Shrivastava, Aviral; Lee, Jongeun	ARTICLE	623	Return Data Interleaving for Multi-Channel Embedded CMPs Systems
2012-07	PICA: Processor Idle Cycle Aggregation for Energy-Efficient Embedded Systems	Lee, Jongeun; Shrivastava, Aviral	ARTICLE	555	PICA: Processor Idle Cycle Aggregation for Energy-Efficient Embedded Systems
2012-01	Improving Performance of Nested Loops on Reconfigurable Array Processors	Kim, Yongjoo; Lee, Jongeun; Mai, Toan X., et al	ARTICLE	551	Improving Performance of Nested Loops on Reconfigurable Array Processors
2011-11	High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures	Kim, Yongjoo; Lee, Jongeun; Shrivastava, Aviral, et al	ARTICLE	552	High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures
2011-10	Memory Access Optimization in Compilation for Coarse-Grained Reconfigurable Architectures	Kim, Yongjoo; Lee, Jongeun; Shrivastava, Aviral, et al	ARTICLE	630	Memory Access Optimization in Compilation for Coarse-Grained Reconfigurable Architectures
2011-05	Fast graph-based instruction selection for multi-output instructions	Youn, Jonghee M.; Lee, Jongwon; Paek, Yunheung, et al	ARTICLE	572	Fast graph-based instruction selection for multi-output instructions

1 2

STATISTICS: Total View :8,848,677; Total Download :1,901,969; Today View :1,970

RSS 1.0 RSS 2.0

BROWSE

Researcher Page

MENU