Scholarworks@UNIST

UNIST Library

Browsing by Author : Kim, Taewhan

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

가 나 다 라 마 바 사 아 자 차 카 타 파 하

Sort by: In order: Results/Page Etal:

Showing results 1 to 16 of 16

A Systematic Removal of Minimum Implant Area Violations under Timing Constraint

Jeong, Eunsol , Park , Heechun , Kim, Taewhan

Conference Paper Issue Date2022-03-14 View5

Allocation of Always-On State Retention Storage for Power Gated Circuits-Steady-State- Driven Approach File

Kim, Taewhan , Park , Heechun

Article Issue Date2021-03 View16

Challenges on DTCO Methodology Towards Deep Submicron Interconnect Technology

Park , Heechun , Chang, Kyungjoon , Kim, Taewhan

Conference Paper Issue Date2021-10-06 View8

Clock TSV Fault-Tolerant 한 3 차원 IC 설계를 위한 TSV 공유 알고리즘

Park, Heechun , Kim, Taewhan

Conference Paper Issue Date2012-06-27 View11

Comprehensive Technique for Designing and Synthesizing TSV Fault-Tolerant 3D Clock Trees File

Park, Heechun , Kim, Taewhan

Conference Paper Issue Date2013-11-18 View7

DTOC: integrating Deep-learning driven Timing Optimization into the state-of-the-art Commercial EDA tool

Chang, Kyungjoon , Park, Heechun , Kim, Taewhan

Conference Paper Issue Date2023-04-17 View7

Eliminating Minimum Implant Area Violations With Design Quality Preservation File

Jeong, Eunsol , Kim, Taewhan , Park , Heechun

Article Issue Date2023-05 View14

Fault Coverage and Resource Analysis for Diverse Structures of Clock TSV Fault-Tolerant Units in 3D ICs

Park, Heechun , Kim, Taewhan

Conference Paper Issue Date2013-11-17 View1

Hybrid asynchronous circuit generation amenable to conventional EDA flow File

Park , Heechun , Kim, Taewhan

Article Issue Date2019-01 View14

Minimum Implant Area-Aware Threshold Voltage Refinement in Pre-Placement

Jeong, Eunsol , Park, Heechun , Kim, Taewhan

Conference Paper Issue Date2021-08-09 View9

Size-dependent antibiotic effect of graphene oxide

Kim, Ungsoo , Park, Kwang Hyun , Lee, Junghyun , Kim, Taewhan , Kwon, Heeyun , Mitchell, Robert J. , Yang, Changduk , Park, Hyesung

Conference Paper Issue Date2017-04-06 View5

Speeding-up neuromorphic computation for neural networks: Structure optimization approach File

Park , Heechun , Kim, Taewhan

Article Issue Date2022-01 View12

Structure Optimizations of Neuromorphic Computing Architectures for Deep Neural Networks

Park, Heechun , Kim, Taewhan

Conference Paper Issue Date2018-03-19 View10

Synthesis of TSV Fault-Tolerant 3-D Clock Trees File

Park, Heechun , Kim, Taewhan

Article Issue Date2015-02 View11

Synthesizing Asynchronous Circuits Toward Practical Use File

Park, Heechun , Kim, Taewhan

Conference Paper Issue Date2016-07-11 View10

비동기식 회로 설계 구조에 대한 전력 및 면적 비교

Park, Heechun , Kim, Taewhan

Conference Paper Issue Date2015-11-27 View10

STATISTICS: Total View :279,112; Total Download :12,175; Today View :150

RSS 1.0 RSS 2.0

UNIST | Library

Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr

ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.