사진

Yoon, Heein (윤희인)

Department
Department of Electrical Engineering(전기전자공학과)
Website
http://acel.unist.ac.kr
Lab
Advanced Circuits and Electronics Lab. (첨단 회로 및 전자 연구실)
Research Keywords
유/무선 통신용 SoC, 주파수합성기, 전압제어발진기, AI SoC, IoT, 위성통신, 커넥티드 카, 자율주행, C-V2X, Analog IC자동화, SoC, SoC for wireless, SoC for wired communication, PLL, VCO, AI SoC, IoT, Satellite communication, Connected car, autonomous driving, Automation of analog IC, C-V2X
Research Interests
Now that we are enjoying many benefits from the rapid development of science and technology, the biggest platform in the history of mankind that made this possible is mobile communication technology. We have come to an era where we can no longer live without wireless communication technology, where we wake up in the morning and check various news and alarms on our mobile phones, and work from home. With the advent of 1G in the 1980s, the era of wireless communication opened, and with the advent of 2G about 10 years later, it became possible to send and receive text messages through mobile phones. With the advent of 3G, it became possible to access the Internet anytime and anywhere, and with the advent of 4G, the communication speed dramatically increased, allowing you to watch videos and play games anytime, anywhere. Recently, as 5G has started to be used, it supports communication speeds that are more than 10 times faster than 4G. It has become a new platform for new mobile services such as autonomous driving, telemedicine, agriculture, smart city, virtual reality, and cloud services. In this rapid development of wireless communication technology, ACELab's research area is to research and develop a “Transceiver” at the SoC level that serves as the ear and mouth of a mobile device. In ACELab, THz-range transceiver and beam-tracking technology to commercialize 6G beyond 5G. Second, CMOS radar technology to sense nearby environments for autonomous driving, and C-V2X transceiver for connected cars. Third, low-power transceiver research for highspeed for Massive IoT. In addition, Neuromorphic computing hardware is being researched in the analog domain to increase the computing performance of AI SoC and reduce power consumption. Lastly, research/development is being conducted on the automation technology of analog IC design to dramatically reduce the time and cost of analog IC design.
This table browses all dspace content
Issue DateTitleAuthor(s)TypeViewAltmetrics
2019-12An Ultra-Low-Jitter, mmW-Band Frequency Synthesizer Based on Digital Subsampling PLL Using Optimally Spaced Voltage ComparatorsKim, Juyeop; Lim, Younghyun; Yoon, Heein, et alARTICLE115 An Ultra-Low-Jitter, mmW-Band Frequency Synthesizer Based on Digital Subsampling PLL Using Optimally Spaced Voltage Comparators
2019-06A Low-Jitter Injection-Locked Multi-Frequency Generator Using Digitally Controlled Oscillators and Time-Interleaved CalibrationYoon, Heein; Park, Suneui; Choi, JaehyoukARTICLE418 A Low-Jitter Injection-Locked Multi-Frequency Generator Using Digitally Controlled Oscillators and Time-Interleaved Calibration
2018-02A Low-Integrated-Phase-Noise 27-30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-Wave-Band 5G TransceiversYoo, Seyeon; Choi, Seojin; Kim, Juyeop, et alARTICLE903 A Low-Integrated-Phase-Noise 27-30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-Wave-Band 5G Transceivers
2016-03A 0.56-2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator Using a Single LC-VCO for 2G-4G Multistandard Cellular TransceiversYoon, Heein; Lee, Youngsun; Lim, Younghyun, et alARTICLE1390 A 0.56-2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator Using a Single LC-VCO for 2G-4G Multistandard Cellular Transceivers
2014-05A wideband dual-mode LC-VCO with a switchable gate-biased active coreYoon, Heein; Lee, Yongsun; Kim, Jae Joon, et alARTICLE1385 A wideband dual-mode LC-VCO with a switchable gate-biased active core

MENU