File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

윤희인

Yoon, Heein
Advanced Circuits and Electronics Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

An area-efficient, DTC-less fractional-N sampling PLL achieving 140 fs RMS jitter and −66.3 dBc fractional spur

Author(s)
An, HyogyoungNam, HyeonjunAn, ChangminYoon, Heein
Issued Date
2025-11-03
URI
https://scholarworks.unist.ac.kr/handle/201301/87725
Citation
IEEE Asian Solid-State Circuit Conference (ASSCC)
Publisher
IEEE

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.