File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

윤희인

Yoon, Heein
Advanced Circuits and Electronics Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.conferencePlace KO -
dc.citation.title IEEE Asian Solid-State Circuit Conference (ASSCC) -
dc.contributor.author An, Hyogyoung -
dc.contributor.author Nam, Hyeonjun -
dc.contributor.author An, Changmin -
dc.contributor.author Yoon, Heein -
dc.date.accessioned 2025-08-18T13:30:00Z -
dc.date.available 2025-08-18T13:30:00Z -
dc.date.created 2025-08-16 -
dc.date.issued 2025-11-03 -
dc.identifier.bibliographicCitation IEEE Asian Solid-State Circuit Conference (ASSCC) -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/87725 -
dc.publisher IEEE -
dc.title An area-efficient, DTC-less fractional-N sampling PLL achieving 140 fs RMS jitter and −66.3 dBc fractional spur -
dc.type Conference Paper -
dc.date.conferenceDate 2025-11-02 -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.