File Download

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

A 40.68MHz Active Rectifier using PLL and PWM control of DC-DC converter for ON-OFF delay compensation

Author(s)
Lee, Woorim
Advisor
Bien, Franklin
Issued Date
2025-02
URI
https://scholarworks.unist.ac.kr/handle/201301/86423 http://unist.dcollection.net/common/orgView/200000865364
Abstract
This paper presents an innovative design for an active rectifier tailored specifically for Implantable Medical Devices (IMDs), where miniaturization and high efficiency are critical. By using a 40.68MHz operating frequency, the proposed system minimizes the size of passive components, allowing for a more compact overall system. However, this high-frequency operation introduces significant challenges, particularly in compensating for ON/OFF delays in the rectification process. Without adequate delay compensation, these delays can lead to suboptimal switching, causing increased power loss and reduced system efficiency. To address these issues, I introduce a novel Ramp-based Phase Locked Loop (RPLL) architecture, which effectively combines the advantages of the Pulse Width Modulation (PWM) method commonly used in DC-DC converters with the control precision of a Phase Locked Loop (PLL). This hybrid RPLL approach not only mitigates the ON/OFF delay but also provides a more stable and efficient switching mechanism. By reducing these delays, the RPLL significantly improves the Power Conversion Efficiency (PCE) and Voltage Conversion Ratio (VCR) of the rectifier, enabling it to meet the stringent power requirements of IMDs. The entire system is designed and fabricated using the standard 0.18 µm CMOS process, ensuring compatibility with existing manufacturing processes while keeping power consumption within acceptable limits for implantable applications. Through Cadence simulations, the proposed rectifier architecture demonstrates a peak PCE of 90.3%, indicating highly efficient power transfer, and a maximum VCR of 98.0%, which closely matches the input-output voltage ratio.
Publisher
Ulsan National Institute of Science and Technology
Degree
Master
Major
Department of Electrical Engineering

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.