File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

김경록

Kim, Kyung Rok
Nano-Electronic Emerging Devices Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Nanoscale Poly-Si Line Formation and Its Uniformity

Author(s)
Choi, Woo YoungSung, Suk KangKim, Kyung RokLee, Jong DukPark, Byung-Gook
Issued Date
2001-07-01
URI
https://scholarworks.unist.ac.kr/handle/201301/52282
Citation
Asia-Pacific Workshop on Fundamental and application of Advanced Semiconductor Devices, pp.11 - 16
Abstract
A patterning technique to define nanoscale poly-Si lines is developed using sidewall structure. In this experiment, sidewall patterning technique makes it possible to realize 30nm, 50nm and 80nm poly-Si lines accurately, uniformly, and reproducibly. We have compared this technique with e-beam lithography. It is expected that the sidewall patterning technique can be applied to nanoscale MOSFET fabrication.
Publisher
IEEE Korea Chapter
ISSN
0913-5685

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.