File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

이규호

Lee, Kyuho Jason
Intelligent Systems Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

A 9.52 ms Latency, and Low-power Streaming Depth-estimation Processor with Shifter-based Pipelined Architecture for Smart Mobile Devices

Author(s)
Choi, SungpillLee, Kyuho JasonKim, YoungwooYoo, Hoi-Jun
Issued Date
2020-06
DOI
10.5573/JSTS.2020.20.3.255
URI
https://scholarworks.unist.ac.kr/handle/201301/47263
Fulltext
http://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE09362851&language=ko_KR
Citation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.20, no.3, pp.255 - 270
Abstract
The 3D hand gesture interface (HGI) for virtual reality and mixed reality on smart mobile devices is strongly dependent upon the robust depth-estimation with low latency and power consumption. However, the conventional depth-estimation hardware such as active depth sensors and stereo matching accelerators cannot realize the always-on and natural 3D HGI on mobile platform due to their large power consumption from active depth sensors and computations as well as the massive external memory bandwidth, respectively. To resolve the limit, we propose a depth-estimation processor that realizes the always-on and natural 3D HGI with algorithm and hardware co-optimization. The processor features: 1) shifter-based adaptive support weight aggregation that replaces complex floating-point operations with integer operations to reduce power and bandwidth by 92.2% and 69.1%; 2) line streaming 7-stage pipeline architecture with aggregation pipeline reordering optimization to realize 94% utilization and 43.9% memory reduction; and 3) shifting register-based pipeline buffer optimization to reduce 29.8% area. The proposed depth-estimation processor realizes a real-time 3D HGI with 9.52 ms of latency under QVGA stereo inputs. It achieves external memory bandwidth reduction to 18.93 MB/s with 15.56 mW power and 2.8 mm(2) area, which are 4.1x and 6.9x more efficient than state-of-the-arts [9, 10], respectively.
Publisher
IEEK PUBLICATION CENTER
ISSN
1598-1657
Keyword (Author)
Energy-efficient digital circuitdepth-estimationstereo visionlow powerhigh throughput ASICimage processingmemory-efficient design

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.