File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Analysis and Reduction of Voltage Noise of Multi-layer 3D IC with PEEC-based PDN and Frequency-dependent TSV models

Author(s)
Kim, SeungwonHan, Ki JinKang, SeokhyeongKim, Youngmin
Issued Date
2014-11-05
DOI
10.1109/ISOCC.2014.7087604
URI
https://scholarworks.unist.ac.kr/handle/201301/46692
Fulltext
https://ieeexplore.ieee.org/document/7087604
Citation
11th International SoC Design Conference, ISOCC 2014, pp.124 - 125
Abstract
Three dimensional (3D) integrated circuit (IC) technology has been proposed and used to reduce the delay among layers by shortening interconnection with TSVs. However, large power and ground TSV structures generate voltage noise and cause additional IR-drop in power delivery network (PDN). In this work, we investigate and analyze the voltage noise in multiple layers 3D IC stacking with PEEC-based on-chip PDN and frequency-dependent TSV models. Then we propose multi-paired on-chip PDN structure for reducing voltage noise in a 3D IC. Our proposed PDN architecture can achieve approximately maximum 19% IR-drop reduction. In addition, layer dependency of 3D IC between the conventional and the proposed PDN models is analyzed.
Publisher
11th International SoC Design Conference, ISOCC 2014

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.