Architecture Customization of On-Chip Reconfigurable Accelerators
Cited 0 times inCited 0 times in
- Architecture Customization of On-Chip Reconfigurable Accelerators
- Yoon, Jonghee W.; Lee, Jongeun; Park, Sanghyun; Kim, Yongjoo; Lee, Jinyong; Paek, Yunheung; Cho, Doosan
- Coarse-grained reconfigurable arrays; Customization; Graph edit; Inexact matching; Interconnect architectures
- Issue Date
- ASSOC COMPUTING MACHINERY
- ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.18, no.4, pp.1 - 22
- Integrating coarse-grained reconfigurable architectures (CGRAs) into a System-on-a-Chip (SoC) presents many benefits as well as important challenges. One of the challenges is how to customize the architecture for the target applications efficiently and effectively without performing explicit design space exploration. In this article we present a novel methodology for incremental interconnect customization of CGRAs that can suggest a new interconnection architecture which is able to maximize the performance for a given set of application kernels while minimizing the hardware cost. In our methodology, we translate the problem of interconnect customization into that of inexact graph matching, and we devised a heuristic for A search algorithm to efficiently solve the inexact graph matching problem. Our experimental results demonstrate that our customization method can quickly find application-optimized interconnections that exhibit 80% higher performance on average compared to the base architecture which has mesh interconnections, with little energy and hardware increase in interconnections and muxes.
- ; Go to Link
- Appears in Collections:
- EE_Journal Papers
- Files in This Item:
can give you direct access to the published full text of this article. (UNISTARs only)
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.