Operation and Data Mapping for CGRAs with Multi-bank Memory
Cited 2 times inCited 2 times in
- Operation and Data Mapping for CGRAs with Multi-bank Memory
- Kim, Yongjoo; Lee, Jongeun; Shrivastava, Aviral; Paek, Yunheung
- Application mapping; Coarse grained reconfigurable architecture; Coarse-grain reconfigurable architectures; Data mappings; High-power; Local memories; Mapping applications; Memory banks; Multimedia benchmarks; Power-efficiency; Share memory
- Issue Date
- ASSOC COMPUTING MACHINERY
- ACM SIGPLAN NOTICES, v.45, no.4, pp.17 - 25
- Coarse Grain Reconfigurable Architectures (CGRAs) promise high performance at high power efficiency. They fulfil this promise by keeping the hardware extremely simple, and moving the complexity to application mapping. One major challenge comes in the form of data mapping. For reasons of power-efficiency and complexity, CGRAs use multi-bank local memory, and a row of PEs share memory access. In order for each row of the PEs to access any memory bank, there is a hardware arbiter between the memory requests generated by the PEs and the banks of the local memory. However, a fundamental restriction remains that a bank cannot be accessed by two different PEs at the same time. We propose to meet this challenge by mapping application operations onto PEs and data into memory banks in a way that avoids such conflicts. Our experimental results on kernels from multimedia benchmarks demonstrate that our local memory-aware compilation approach can generate mappings that are up to 40% better in performance (17.3% on average) compared to a memory-unaware scheduler.
- ; Go to Link
- Appears in Collections:
- EE_Journal Papers
- Files in This Item:
can give you direct access to the published full text of this article. (UNISTARs only)
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.