File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

이재용

Lee, Jaiyong
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Input polling arbitration mechanism for a gigabit packet switch

Author(s)
Son, J.W.Oh, Y.Y.Lee, H.T.Lee, JaiyongLee, S.B.
Issued Date
1996-10
DOI
10.1049/el:19961368
URI
https://scholarworks.unist.ac.kr/handle/201301/32138
Fulltext
https://ieeexplore.ieee.org/document/543807?arnumber=543807&tag=1
Citation
Electronics Letters, v.32, no.22, pp.2050 - 2051
Abstract
Two head of line (HOL) packet arbitration mechanisms in an input buffered gigabit packet switch are proposed. These mechanisms have significant advantages in simple implementation while their performances still remain at acceptable levels.
Publisher
Institution of Engineering and Technology
ISSN
0013-5194
Keyword (Author)
Packet switchingProtocols
Keyword
Buffer circuitsCrossbar equipmentData communication equipmentData communication systemsNetwork protocolsPacket switchingHead of line (HOL) packet arbitration mechanismsInput polling arbitration (IPA)Packet networks

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.