CMOS Backplane Pixel Circuit with Leakage and Voltage Compensation for an Micro-LED Display achieving 5,000 PPI or higher
Cited 0 times inCited 0 times in
- CMOS Backplane Pixel Circuit with Leakage and Voltage Compensation for an Micro-LED Display achieving 5,000 PPI or higher
- Seong, Jewoo; Jang, Jinwoong; Lee, Jaehoon; Lee, Myunghee
- Issue Date
- Institute of Electrical and Electronics Engineers Inc.
- IEEE ACCESS, v.8, pp.49467 - 49476
- Micro-displays based on micro-LEDs are becoming more and more attractive in AR/MR (Augmented/Mixed Reality) applications. A display size of 0.5 to 0.7-inch is preferred, with 5,000 PPI (Pixel Per Inch) or higher. Due to this pixel density and size, a CMOS (Complementary Metal-Oxide-Silicon) backplane is an ideal solution to drive these pixelized micro-LEDs. As the required pixel size gets smaller, the design of the appropriate pixel circuit becomes more challenging. The simplest 2T1C (2 transistors & 1 capacitor) pixel circuit has potential problems, due to the leakage current of the switch transistor and the voltage drop on the matrix array layout. In this paper, a pixel circuit is proposed as a solution to overcome these two issues. Our simulation results show that the variation of the driving current to the LED is improved by 95 %, and the IR drop error rate is around 2.2 % compared to the 2T1C circuit. The test results also show that the error rate of IPIXEL for the whole region of display is under 2.5 %. This work is verified using a test chip implementation with 180 nm CMOS process technology.
- Appears in Collections:
- ECE_Journal Papers
- Files in This Item:
CMOS Backplane Pixel Circuit with Leakage and Voltage Compensation for an Micro-LED Display achieving 5,000 PPI or higher.pdf
can give you direct access to the published full text of this article. (UNISTARs only)
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.