Scholarworks@UNIST

UNIST Library
Search

Browsing by Keyword : Jitter

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
가 나 다 라 마 바 사 아 자 차 카 타 파 하
Sort by: In order: Results/Page Etal:

Showing results 1 to 10 of 10

A Compact Photocurrent Recording IC With High-Linearity Dual PWM Buffered R-DACs File

Park, Jee-Ho , Cha, Ji-Hyoung , Park, Yongjae , Kim, Seong-Jin

Article Issue Date2025-04 View102
A Low-Jitter and Low-Fractional-Spur Ring-DCO-Based Fractional-N Digital PLL Using a DTC's Second-/Third-Order Nonlinearity Cancellation and a Probability-Density-Shaping Delta sigma M File

Hwang, Chanwoong , Park, Hangi , Lee, Yongsun , Seong, Taeho , Choi, Jaehyouk

Article Issue Date2022-09 View99
A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator File

Yoo, Seyeon , Choi, Seojin , Lee, Yongsun , Seong, Taeho , Lim, Younghyun , Choi, Jaehyouk

Article Issue Date2021-01 View85
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique File

Lee, Yongsun , Seong, Taeho , Yoo, Seyeon , Choi, Jaehyouk

Article Issue Date2018-04 View102
A Low-Jitter Injection-Locked Multi-Frequency Generator Using Digitally Controlled Oscillators and Time-Interleaved Calibration File

Yoon, Heein , Park, Suneui , Choi, Jaehyouk

Article Issue Date2019-06 View109
An Ultra-Low-Jitter, mmW-Band Frequency Synthesizer Based on Digital Subsampling PLL Using Optimally Spaced Voltage Comparators File

Kim, Juyeop , Lim, Younghyun , Yoon, Heein , Lee, Yongsun , Park, Hangi , Cho, Yoonseo , Seong, Taeho , Choi, Jaehyouk

Article Issue Date2019-12 View123
Improved Target Impedance Concept With Jitter Specification File

Sun, Yin , Kim, Jingook , Ouyang, Muqi , Hwang, Chulsoon

Article Issue Date2020-08 View104
Machine Performance of PAL-XFEL File

Kang, Heung-Sik , Yang, Haeryong , Nam, Inhyuk , Kim, Gyujin , Heo, Hoon , Min, Chang-Ki , Kim, Changbum , Lee, Heung-Soo , Park, Ki-Hyeon

Article Issue Date2018-07 View58
Measurement and Analysis of System-Level ESD-Induced Jitter in a Delay-Locked Loop File

Jeong, Myeongjo , Shin, Minchul , Kim, Jinwoo , Seung, Manho , Lee, Seokkiu , Kim, Jingook

Article Issue Date2020-10 View120
On-chip linear voltage regulator module (VRM) effect on power distribution network (PDN) noise and jitter at high-speed output buffer File

Kim, Heegon , Kim, Sukjin , Kim, Joungho , Yoon, Changwook , Achkir, Brice , Fan, Jun

Article Issue Date2015-08 View82
1

RSS 1.0 RSS 2.0

CONTACT US

UNIST | Library

Tel : 052-217-1403 / Email : scholarworks@unist.ac.kr

Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.

ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.