File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

김경록

Kim, Kyung Rok
Nano-Electronic Emerging Devices Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

A new 50-nm nMOSFET with side-gates for virtual source-drain extensions

Author(s)
Choi, YJChoi, BYKim, Kyung RokLee, JDPark, BG
Issued Date
2002-10
DOI
10.1109/TED.2002.803648
URI
https://scholarworks.unist.ac.kr/handle/201301/7937
Fulltext
http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=0036772966
Citation
IEEE TRANSACTIONS ON ELECTRON DEVICES, v.49, no.10, pp.1833 - 1835
Abstract
We have proposed and fabricated a novel 50-nm nMOSFET with side-gates, which induce inversion layers for virtual source/drain extensions (SDE). The 50-nm nMOSFETs show excellent suppression of the short channel effect and reasonable current drivability [subthreshold swing of 86 mV/decade, drain-induced barrier lowering (DIBL) of 112 mV, and maximum transconductance (g(m)) of 470 muS/mum at V-D = 1.5 V], resulting from the ultra-shallow virtual SDE junction. Since both the main gate and the side-gate give good cut-off characteristics, a possible advantage of this structure in the application to multi-input NAND gates was investigated.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
ISSN
0018-9383

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.