There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 2506 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 2493 | - |
dc.citation.title | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | - |
dc.citation.volume | 43 | - |
dc.contributor.author | Ahn, Jaehoon | - |
dc.contributor.author | Chang, Kyungjoon | - |
dc.contributor.author | Choi, Kyu-Myung | - |
dc.contributor.author | Kim, Taewhan | - |
dc.contributor.author | Park, Heechun | - |
dc.date.accessioned | 2024-10-10T13:35:10Z | - |
dc.date.available | 2024-10-10T13:35:10Z | - |
dc.date.created | 2024-10-10 | - |
dc.date.issued | 2024-08 | - |
dc.description.abstract | Deep learning (DL) models have recently paid considerable attention to timing prediction in the place-and-route (P&R) flow. As yet, the DL-based prior works are confined to timing prediction at the time-consuming routing stage, and very few have addressed the timing prediction problem at the placement, i.e., at the pre-route stage. Moreover, no work has addressed a seamless link of timing prediction at the pre-route stage to the final timing optimization through commercial P&R tools. In this work, we introduce a novel framework called DTOC-P that seamlessly integrates deep-learning-driven timing optimization into cutting-edge commercial P&R tools. Our framework is composed of two phases: 1) the pre-route timing prediction phase that performs DL-driven arc delay and arc output slew prediction with an elaborated hierarchical model and 2) the timing optimization phase which incorporates commercial P&R tools with DL-driven prediction outcomes to perform timing optimization. In addition, the DTOC-P framework achieves enhanced practicality with the application of continual learning in the timing prediction phase, and the concept of anomaly detection in the timing optimization phase. Experimental results show that our DTOC-P framework improves pre-route prediction accuracy by up to 55% and 47% on arc delay and arc output, which are further enhanced to encompass a broader range of designs by continual learning supported in DTOC-P, practically using a tenfold reduced training time compared to retraining all datasets from scratch. In terms of timing optimization, our experiments reveal that the DTOC-P framework improves WNS, TNS, and the number of timing violation paths by up to 12%, 41%, and 34%, respectively, which is a remarkable progress compared to its predecessor through the integration of anomaly detection that excludes potential outliers to effectively protect against erroneous timing updates during the timing optimization phase. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.43, no.8, pp.2493 - 2506 | - |
dc.identifier.doi | 10.1109/TCAD.2024.3370110 | - |
dc.identifier.issn | 0278-0070 | - |
dc.identifier.scopusid | 2-s2.0-85187006449 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/84044 | - |
dc.identifier.wosid | 001273931700004 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | DTOC-P: Deep-Learning-Driven Timing Optimization Using Commercial EDA Tool With Practicality Enhancement | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture; Computer Science, Interdisciplinary Applications; Engineering, Electrical & Electronic | - |
dc.relation.journalResearchArea | Computer Science; Engineering | - |
dc.type.docType | Article | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Optimization | - |
dc.subject.keywordAuthor | Training | - |
dc.subject.keywordAuthor | Routing | - |
dc.subject.keywordAuthor | Pins | - |
dc.subject.keywordAuthor | Logic gates | - |
dc.subject.keywordAuthor | Feature extraction | - |
dc.subject.keywordAuthor | Anomaly detection | - |
dc.subject.keywordAuthor | continual learning | - |
dc.subject.keywordAuthor | delay prediction | - |
dc.subject.keywordAuthor | machine learning for CAD | - |
dc.subject.keywordAuthor | timing optimization | - |
dc.subject.keywordAuthor | Delays | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.