There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.number | 1 | - |
dc.citation.startPage | 22 | - |
dc.citation.title | ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS | - |
dc.citation.volume | 18 | - |
dc.contributor.author | Chaudhuri, Arjun | - |
dc.contributor.author | Banerjee, Sanmitra | - |
dc.contributor.author | Kim, Jinwoo | - |
dc.contributor.author | Park , Heechun | - |
dc.contributor.author | Ku, Bon Woong | - |
dc.contributor.author | Kannan, Sukeshwar | - |
dc.contributor.author | Chakrabarty, Krishnendu | - |
dc.contributor.author | Lim, Sung Kyu | - |
dc.date.accessioned | 2024-03-13T15:05:08Z | - |
dc.date.available | 2024-03-13T15:05:08Z | - |
dc.date.created | 2024-03-13 | - |
dc.date.issued | 2022-01 | - |
dc.description.abstract | Monolithic 3D (M3D) integration provides massive vertical integration through the use of nanoscale inter-layer vias (ILVs). However, high integration density and aggressive scaling of the inter-layer dielectric make ILVs especially prone to defects. We present a low-cost built-in self-test (BIST) method that requires only two test patterns to detect opens, stuck-at faults, and bridging faults (shorts) in ILVs. We also propose an extended BIST architecture for fault detection, called Dual-BIST, to guarantee zero ILV fault masking due to single BIST faults and negligible ILV fault masking due to multiple BIST faults. We analyze the impact of coupling between adjacent ILVs arranged in a 1D array in block-level partitioned designs. Based on this analysis, we present a novel test architecture called Shared-BIST with the added functionality of localizing single and multiple faults, including coupling-induced faults. We introduce a systematic clustering-based method for designing and integrating a delay bank with the Shared-BIST architecture for testing small-delay defects in ILVs with minimal yield loss. Simulation results for four two-tier M3D benchmark designs highlight the effectiveness of the proposed BIST framework. | - |
dc.identifier.bibliographicCitation | ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, v.18, no.1, pp.22 | - |
dc.identifier.doi | 10.1145/3464430 | - |
dc.identifier.issn | 1550-4832 | - |
dc.identifier.scopusid | 2-s2.0-85123911570 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/81618 | - |
dc.identifier.wosid | 000908213900022 | - |
dc.language | 영어 | - |
dc.publisher | ASSOC COMPUTING MACHINERY | - |
dc.title | Built-in Self-Test and Fault Localization for Inter-Layer Vias in Monolithic 3D ICs | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture; Engineering, Electrical & Electronic; Nanoscience & Nanotechnology | - |
dc.relation.journalResearchArea | Computer Science; Engineering; Science & Technology - Other Topics | - |
dc.type.docType | Article | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Monolithic 3D IC | - |
dc.subject.keywordAuthor | design-for-test | - |
dc.subject.keywordPlus | 3-D | - |
dc.subject.keywordPlus | SILICON | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.