File Download
There are no files associated with this item.
SFX Link
- Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
- Park, Hyesung
- Future Electronics and Energy Lab
Views & Downloads
Detailed Information
Cited time in 
Cited time in 
Cited time in
Metadata Downloads
Demonstration of a Subthreshold FPGA Using Monolithically Integrated Graphene Interconnects
- Author(s)
- Lee, Kyeong-Jae, Park, Hyesung, Kong, Jing, Chandrakasan, Anantha P.
- Issued Date
- 2013-01
- Citation
- IEEE TRANSACTIONS ON ELECTRON DEVICES, v.60, no.1, pp.383 - 390
- Abstract
- We have demonstrated a subthreshold FPGA system using monolithically integrated graphene wires. The graphene wires replace double-length lines in the interconnect fabric of a custom FPGA implemented in 0.18-μm CMOS. The four-layer graphene wires have lower capacitance than the CMOS aluminum wires, resulting in up to 2.11× faster speeds and 1.54× lower interconnect energy when driven by a low-swing voltage of 0.4 V. This paper presents the first graphene-based system application and experimentally demonstrates the potential of using low-capacitance graphene wires for ultralow power electronics.
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- ISSN
- 0018-9383
- Keyword (Author)
- CMOS integrated circuits, graphene, interconnects
- Keyword
- 65 NM CMOS, LEVEL CONVERTER, VOLTAGE, CONDUCTIVITY, OPERATION, PROCESSOR, CIRCUITS, ROBUST, FILMS, MV
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.