File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Polarity Control and Weak Fermi-Level Pinning in PdSe2 Transistors

Author(s)
Seo, Jae EunDas, TanmoyPark, EunpyoSeo, DongwookKwak, Joon YoungChang, Jiwon
Issued Date
2021-09
DOI
10.1021/acsami.1c08028
URI
https://scholarworks.unist.ac.kr/handle/201301/54126
Fulltext
https://pubs.acs.org/doi/10.1021/acsami.1c08028
Citation
ACS APPLIED MATERIALS & INTERFACES, v.13, no.36, pp.43480 - 43488
Abstract
Two-dimensional (2D) materials have been considered key materials for the future logic devices due to the excellent electrostatic integrity originating from their ultrathin nature. However, the carrier polarity control of 2D material field-effect transistors (FETs) still remains a challenging issue, hindering the realization of complementary logic function in the 2D material platform. Here, we report a comprehensive study on the electrical characteristics of PdSe2 FETs with different metal contacts. It is found that the carrier polarity in PdSe2 FETs can be modulated simply by changing the metal contact due to the weak Fermi-level pinning in PdSe2. We demonstrate a complementary metal-oxidesemiconductor (CMOS) inverter using the same channel material PdSe2, for n- and p-MOSFETs but with different metal contacts, suggesting the possible realization of PdSe2-based CMOS logic circuits.
Publisher
AMER CHEMICAL SOC
ISSN
1944-8244
Keyword (Author)
two-dimensional materialspalladium diselenidemetal contactSchottky barrierCMOS inverter
Keyword
CONTACTMOS2TRANSITION

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.