Evaluator-executor transformation for efficient pipelining of loops with conditionals
|dc.identifier.citation||ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, v.10, no.4, pp.1 - 23||ko|
|dc.description.abstract||Control divergence poses many problems in parallelizing loops. While predicated execution is commonly used to convert control dependence into data dependence, it often incurs high overhead because it allocates resources equally for both branches of a conditional statement regardless of their execution frequencies. For those loops with unbalanced conditionals, we propose a software transformation that divides a loop into two or three smaller loops so that the condition is evaluated only in the first loop, while the less frequent branch is executed in the second loop in a way that is much more efficient than in the original loop. To reduce the overhead of extra data transfer caused by the loop fission, we also present a hardware extension for a class of Coarse-Grained Reconfigurable Architectures (CGRAs). Our experiments using MiBench and computer vision benchmarks on a CGRA demonstrate that our techniques can improve the performance of loops over predicated execution by up to 65% (37.5%, on average), when the hardware extension is enabled. Without any hardware modification, our software-only version can improve performance by up to 64% (33%, on average), while simultaneously reducing the energy consumption of the entire CGRA including configuration and data memory by 22%, on average.||ko|
|dc.publisher||ASSOC COMPUTING MACHINERY||ko|
|dc.subject||Coarse-Grained Reconfigurable Architecture (CGRA)||ko|
|dc.title||Evaluator-executor transformation for efficient pipelining of loops with conditionals||ko|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.