File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

이종은

Lee, Jongeun
Intelligent Computing and Codesign Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.conferencePlace JA -
dc.citation.conferencePlace Chiba -
dc.citation.endPage 701 -
dc.citation.startPage 696 -
dc.citation.title 22nd Asia and South Pacific Design Automation Conference, ASP-DAC 2017 -
dc.contributor.author Sim, Hyeonuk -
dc.contributor.author Nguyen, Dong -
dc.contributor.author Lee, Jongeun -
dc.contributor.author Choi, Kiyoung -
dc.date.accessioned 2023-12-19T19:36:57Z -
dc.date.available 2023-12-19T19:36:57Z -
dc.date.created 2017-05-04 -
dc.date.issued 2017-01-16 -
dc.description.abstract Stochastic Computing (SC) is an alternative design paradigm particularly useful for applications where cost is critical. SC has been applied to neural networks, as neural networks are known for their high computational complexity. However previous work in this area has critical limitations such as the fully-parallel architecture assumption, which prevent them from being applicable to recent ones such as convolutional neural networks, or ConvNets. This paper presents the first SC architecture for ConvNets, shows its feasibility, with detailed analyses of implementation overheads. Our SC-ConvNet is a hybrid between SC and conventional binary design, which is a marked difference from earlier SC-based neural networks. Though this might seem like a compromise, it is a novel feature driven by the need to support modern ConvNets at scale, which commonly have many, large layers. Our proposed architecture also features hybrid layer composition, which helps achieve very high recognition accuracy. Our detailed evaluation results involving functional simulation and RTL synthesis suggest that SC-ConvNets are indeed competitive with conventional binary designs, even without considering inherent error resilience of SC. -
dc.identifier.bibliographicCitation 22nd Asia and South Pacific Design Automation Conference, ASP-DAC 2017, pp.696 - 701 -
dc.identifier.doi 10.1109/ASPDAC.2017.7858405 -
dc.identifier.isbn 978-150901558-0 -
dc.identifier.scopusid 2-s2.0-85015262564 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/37533 -
dc.identifier.url http://ieeexplore.ieee.org/document/7858405/ -
dc.language 영어 -
dc.publisher 22nd Asia and South Pacific Design Automation Conference, ASP-DAC 2017 -
dc.title Scalable stochastic-computing accelerator for convolutional neural networks -
dc.type Conference Paper -
dc.date.conferenceDate 2017-01-16 -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.