24th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS 2015), pp.11 - 14
Abstract
In this paper an algorithm is described for obtaining the response of Power Distribution Networks (PDN) arising in chip, package or pcb during an early design phase. Results are provided for power grids arising in silicon interposers to validate the approach.