There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 1354 | - |
dc.citation.number | 7 | - |
dc.citation.startPage | 1351 | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 20 | - |
dc.contributor.author | Hong, Fei | - |
dc.contributor.author | Shrivastava, Aviral | - |
dc.contributor.author | Lee, Jongeun | - |
dc.date.accessioned | 2023-12-22T05:07:07Z | - |
dc.date.available | 2023-12-22T05:07:07Z | - |
dc.date.created | 2013-06-18 | - |
dc.date.issued | 2012-07 | - |
dc.description.abstract | Using multi-channel memory subsystems is an efficient way of satisfying high volume memory requests from CMPs. At the same time, the imbalance between memory bandwidth and bus performance opens up new possibility of optimization before they are sent to bus. This paper presents a new memory controller design for embedded CMPs systems when the return data from the return buffer is sent back to bus. Our scheduling policy, called return data interleaving (RDI) interleaves the return data of each request in a round robin manner. Further, for each request, it sends the critical word first. To evaluate our technique, we model an Intel XScale-based CMPs using M5 simulator for CMPs simulation and DRAMsim for memory subsystem simulation and examine the performance of MiBench and SPEC2000 benchmarks. Simulation results show that for memory-bound benchmarks running on the CMPs systems with the number of cores from 6 to 16, RDI can improve the execution time by average 11% and up to 16.9%. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.20, no.7, pp.1351 - 1354 | - |
dc.identifier.doi | 10.1109/TVLSI.2011.2157368 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.scopusid | 2-s2.0-84862233003 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/3312 | - |
dc.identifier.url | http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84862233003 | - |
dc.identifier.wosid | 000305181800022 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Return Data Interleaving for Multi-Channel Embedded CMPs Systems | - |
dc.type | Article | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture; Engineering, Electrical & Electronic | - |
dc.relation.journalResearchArea | Computer Science; Engineering | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Chip multi-core processor | - |
dc.subject.keywordAuthor | multi-channel memory | - |
dc.subject.keywordAuthor | return data interleaving (RDI) | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.