There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.conferencePlace | IT | - |
dc.citation.conferencePlace | Pisa | - |
dc.citation.endPage | 185 | - |
dc.citation.startPage | 171 | - |
dc.citation.title | International Conference on High Performance and Embedded Architectures and Compilers | - |
dc.contributor.author | Kim, Yongjoo | - |
dc.contributor.author | Lee, Jongeun | - |
dc.contributor.author | Shrivastava, Aviral | - |
dc.contributor.author | Yoon, Jonghee | - |
dc.contributor.author | Paek, Yunheung | - |
dc.date.accessioned | 2023-12-20T03:39:51Z | - |
dc.date.available | 2023-12-20T03:39:51Z | - |
dc.date.created | 2013-06-19 | - |
dc.date.issued | 2010-01-25 | - |
dc.description.abstract | Coarse-Grained Reconfigurable Arrays (CGRAs) are a very promising platform, providing both, up to 10-100 MOps/mW of power efficiency and are software programmable. However, this cardinal promise of CGRAs critically hinges on the effectiveness of application mapping onto CGRA platforms. While previous solutions have greatly improved the computation speed, they have largely ignored the impact of the local memory architecture on the achievable power and performance. This paper motivates the need for memory-aware application mapping for CGRAs, and proposes an effective solution for application mapping that considers the effects of various memory architecture parameters including the number of banks, local memory size, and the communication bandwidth between the local memory and the external main memory. Our proposed solution achieves 62% reduction in the energy-delay product, which factors into about 47% and 28% reduction in the energy consumption and runtime, respectively, as compared to memory-unaware mapping for realistic local memory architectures. We also show that our scheme scales across a range of applications, and memory parameters. | - |
dc.identifier.bibliographicCitation | International Conference on High Performance and Embedded Architectures and Compilers, pp.171 - 185 | - |
dc.identifier.doi | 10.1007/978-3-642-11515-8_14 | - |
dc.identifier.issn | 0302-9743 | - |
dc.identifier.scopusid | 2-s2.0-77949614384 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/32409 | - |
dc.identifier.url | https://link.springer.com/chapter/10.1007%2F978-3-642-11515-8_14 | - |
dc.identifier.wosid | 000280120300012 | - |
dc.language | 영어 | - |
dc.publisher | SPRINGER-VERLAG BERLIN | - |
dc.title | Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays | - |
dc.type | Conference Paper | - |
dc.date.conferenceDate | 2010-01-25 | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.