A low-power/high-resolution dual-mode analog-to-digital converter for wireless sensor applications
Cited 0 times inCited 0 times in
- A low-power/high-resolution dual-mode analog-to-digital converter for wireless sensor applications
- Kim, Jae Joon; Cho, Chang-Hyuk; Chae, Kwan-Yeob; Byun, Sangjin
- Analog to digital converters; CMOS processs; Dual modes; Dual-mode architecture; Dual-mode operation; High resolution; Integrating resolution booster; Low Power; Low-power mode; SAR ADC; Successive approximation register; Successive approximation register analogto-digital converters (ADC); Total power consumption; Wireless sensor
- Issue Date
- IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
- IEICE ELECTRONICS EXPRESS, v.8, no.20, pp.1730 - 1735
- A successive approximation register (SAR) analog-to-digital converter (ADC) with an integrating resolution booster (IRB) is proposed and experimentally verified to provide the capability of dual-mode operation, that is, low-power and high-resolution modes. This dual-mode architecture corresponds to a kind of hybrid ADC architecture, combining a low-power SAR ADC and a high-resolution integrating-type ADC together. A prototype ADC design is fabricated in a 0.18 mu m CMOS process, and its dual-mode operation is experimentally verified. The total power consumption in the low-power mode was only 8 mu W with the resolution of 6 bits, and the high-resolution mode achieved an additional resolution of 4 bits by activating the IRB, consuming the instant power of 380 mu W.
- ; Go to Link
- Appears in Collections:
- ECE_Journal Papers
- Files in This Item:
can give you direct access to the published full text of this article. (UNISTARs only)
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.