File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

정일석

Chung, Il-Sug
Nano-Optoelectronics Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

High-speed (2.5 Gbps) reconfigurable inter-chip optical interconnects using opto-VLSI processors

Author(s)
Aljada, MuhsenAlameh, Kamal E.Lee, Yong-TakChung, Il-Sug
Issued Date
2006-07
DOI
10.1364/OE.14.006823
URI
https://scholarworks.unist.ac.kr/handle/201301/23730
Fulltext
https://www.osapublishing.org/oe/abstract.cfm?uri=oe-14-15-6823
Citation
OPTICS EXPRESS, v.14, no.15, pp.6823 - 6836
Abstract
Reconfigurablele optical interconnects enable flexible and high-performance communication in multi-chip architectures to be arbitrarily adapted, leading to efficient parallel signal processing. The use of Opto-VLSI processors as beam steerers and multicasters for reconfigurable interchip optical interconnection is discussed. We demonstrate, as proof-of-concept, 2.5 Gbps reconfigurable optical interconnects between an 850nm vertical cavity surface emitting lasers (VCSEL) array and a photodiode (PD) array integrated onto a PCB by driving two Opto-VLSI processors with steering and multicasting digital phase holograms. The architecture is experimentally demonstrated through three scenarios showing its flexibility to perform single, multicasting, and parallel reconfigurable optical interconnects. To our knowledge, this is the first reported high-speed reconfigurable N-to-N optical interconnects architecture, which will have a significant impact on the flexibility and efficiency of large shared-memory multiprocessor machines.
Publisher
OPTICAL SOC AMER
ISSN
1094-4087
Keyword
BOARD-LEVELGUIDED-WAVEDRIVERSARRAYSCMOS

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.