File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

변영재

Bien, Franklin
BICDL
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

A reconfigurable fully-integrated 0. 18-mu m CMOS feed-forward equalizer IC for 10-Gb/sec backplane links

Author(s)
Bien, FranklinHur, YoungsikMaeng, MoonkyunKim, HyoungsooGebara, EdwardLaskar, Joy
Issued Date
2006-05-21
URI
https://scholarworks.unist.ac.kr/handle/201301/46936
Citation
IEEE International Symposium on Circuits and Systems, pp.2117 - 2120
Abstract
In order to realize adjustable equalization over various backplane channel configurations, a reconfigurable fully-integrated equalizer IC is presented. Backplane channels over different trace lengths and dielectric materials were measured and characterized. Feed-Forward Equalizer (FFE) topology with Finite Impulse Response (FIR) architecture was chosen for optimal equalization for the corresponding backplane configurations. For a reconfigurable FFE IC implementation, wide-range tunable active delay line, variable tap-gain multiplier and 8-bit digital-to-analog converter (DAC) were fabricated in a 0.18-μm standard CMOS technology. The proposed reconfigurable FFE demonstrated successful equalization at 10Gb/sec over various channel configurations.
Publisher
IEEE CAS Society
ISBN
978-078039390-5

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.