사진

  • ResearcherID
  • Scopus
  • Google Citations

Choi, Jaehyouk (최재혁)

Department
School of Electrical and Computer Engineering(전기전자컴퓨터공학부)
Research Interests
RF/Analog/Mixed IC design, low power CMOS IC, wired/wireless TRX IC, clock generation IC
Lab
Integrated Circuits and Systems Lab (ICSL)
Website
http://icsl.unist.ac.kr/
This table browses all dspace content
Issue DateTitleAuthor(s)TypeViewAltmetrics
2019-04An Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114Choi, Seojin; Yoo, Seyeon; Lee, Yongsun, et alARTICLE100 An Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114
2018-09An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 kHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation TechniqueLim, Younghyun; Lee, Jeonghyun; Park, Suneui, et alARTICLE120 An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 kHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation Technique
2018-07A 65-nm CMOS 2 x 2 MIMO Multi-Band LTE RF Transceiver for Small Cell Base StationsLim, Kyoohyun; Lee, Sanghoon; Lee, Yongha, et alARTICLE460 A 65-nm CMOS 2 x 2 MIMO Multi-Band LTE RF Transceiver for Small Cell Base Stations
2018-04A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction TechniqueLee, Yongsun; Seong, Taeho; Yoo, Seyeon, et alARTICLE241 A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique
2018-04A Theoretically Sound Approach to Analog Circuit SizingLim, Eunji; Choi, Jaehyouk; Kim, YoungminARTICLE117 A Theoretically Sound Approach to Analog Circuit Sizing
2018-03Linearly frequency-tunable and low-phase noise ring VCO using varactors with optimally-spaced bias voltagesLee, Jeonghyun; Choi, S; Cho, Y, et alARTICLE187 Linearly frequency-tunable and low-phase noise ring VCO using varactors with optimally-spaced bias voltages
2018-02A Low-Integrated-Phase-Noise 27-30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-Wave-Band 5G TransceiversYoo, Seyeon; Choi, Seojin; Kim, Juyeop, et alARTICLE266 A Low-Integrated-Phase-Noise 27-30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-Wave-Band 5G Transceivers
2017-11An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load CurrentLim, Younghyun; Lee, Jeonghyun; Lee, Yongsun, et alARTICLE246 An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load Current
2017-09A Fully Integrated Dual-Mode CMOS Power Amplifier With an Autotransformer-Based Parallel Combining TransformerAhn, Hyunjin; Baek, Seungjun; Ilku Nam, et alARTICLE261 A Fully Integrated Dual-Mode CMOS Power Amplifier With an Autotransformer-Based Parallel Combining Transformer
2017-05Self-sustaining water-motion sensor platform for continuous monitoring of frequency and amplitude dynamicsShin, Dongjoon; Seong, Taeho; Choi, Jaehyouk, et alARTICLE344 Self-sustaining water-motion sensor platform for continuous monitoring of frequency and amplitude dynamics
2016-10High-resolution, electrohydrodynamic inkjet printing of stretchable, metal oxide semiconductor transistors with high performancesKim, S,-Y.; Kim, K.; Hwang, Y.H., et alARTICLE543 High-resolution, electrohydrodynamic inkjet printing of stretchable, metal oxide semiconductor transistors with high performances
2016-08A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier with a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase DetectorChoi, Seojin; Yoo, Seyeon; Lim, Younghyun, et alARTICLE621 A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier with a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector
2016-03A 0.56-2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator Using a Single LC-VCO for 2G-4G Multistandard Cellular TransceiversYoon, Heein; Lee, Youngsun; Lim, Younghyun, et alARTICLE638 A 0.56-2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator Using a Single LC-VCO for 2G-4G Multistandard Cellular Transceivers
2016-02An Ultra-Low Power and Compact LC-Tank-Based Frequency Tripler Using Pulsed Input SignalsYoo, Seyeon; Choi, Seojin; Choi, JaehyoukARTICLE715 An Ultra-Low Power and Compact LC-Tank-Based Frequency Tripler Using Pulsed Input Signals
2016-01A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-time PVT-Calibrator with Replica-Delay CellsKim, Mina; Choi, Seojin; Seong, Taeho, et alARTICLE499 A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-time PVT-Calibrator with Replica-Delay Cells
2015-09A Wide Range On-Chip Leakage Sensor Using a Current-Frequency Converting Technique in 65-nm Technology NodeChoi, Jaehyouk; Kang, Yesung; Kim, YoungminARTICLE697 A Wide Range On-Chip Leakage Sensor Using a Current-Frequency Converting Technique in 65-nm Technology Node
2015-03Analysis and Design of a Core-Size-Scalable Low Phase Noise LC-VCO for Multi-Standard Cellular TransceiversSeong, Taeho; Kim, Jae Joon; Choi, JaehyoukARTICLE830 Analysis and Design of a Core-Size-Scalable Low Phase Noise LC-VCO for Multi-Standard Cellular Transceivers
2015-03A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier with a Two-Phase PVT-Calibrator for ΔΣ PLLsLee, Yongsun; Kim, Mina; Seong, Taeho, et alARTICLE751 A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier with a Two-Phase PVT-Calibrator for ΔΣ PLLs
2015-01A Reconfigurable Multiphase LC-Ring Structure for Programmable Frequency MultiplicationKim, Donguk; Choi, Subin; Choi, Jaehyouk, et alARTICLE639 A Reconfigurable Multiphase LC-Ring Structure for Programmable Frequency Multiplication
2014-10Dual-mode wide-range linear CMOS interface circuit for resistive sensorsKim, Sung-Woo; Eom, Won-Jin; Choi, Jaehyouk, et alARTICLE640 Dual-mode wide-range linear CMOS interface circuit for resistive sensors

MENU