There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 118 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 108 | - |
dc.citation.title | IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | - |
dc.citation.volume | 5 | - |
dc.contributor.author | Han, Ki Jin | - |
dc.contributor.author | Swaminathan, Madhavan | - |
dc.contributor.author | Jeong, Jongwoo | - |
dc.date.accessioned | 2023-12-22T01:44:24Z | - |
dc.date.available | 2023-12-22T01:44:24Z | - |
dc.date.created | 2015-01-05 | - |
dc.date.issued | 2015-01 | - |
dc.description.abstract | To support the recent progress in 3-D integration based on through-silicon via (TSV) technology, an improved electromagnetic modeling method for TSVs is presented. In the framework of the mixed-potential integral equations combined with cylindrical modal basis functions, the proposed method can extract the effects of depletion capacitances and a finite substrate. To include the effects of depletion region generated by an external dc bias voltage, an additional capacitive cell is employed around a TSV. The proposed method also considers the effect from the finite silicon substrate accurately by employing the multilayered Green's functions. To reduce the computational cost for calculations involving Green's functions, a method to approximate Green's functions over localized intervals when computing partial potential coefficients is presented. The proposed method is validated for simple TSV examples and shows an improved accuracy with the acceptable usage of memory and simulation time. In addition, a 10 x 10 TSV array is modeled using different design parameters, showing the capability for dealing with larger size problems using this method. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, v.5, no.1, pp.108 - 118 | - |
dc.identifier.doi | 10.1109/TCPMT.2014.2372771 | - |
dc.identifier.issn | 2156-3950 | - |
dc.identifier.scopusid | 2-s2.0-85027943232 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/9812 | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/6975150 | - |
dc.identifier.wosid | 000348123200013 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Modeling of Through-Silicon Via (TSV) Interposer Considering Depletion Capacitance and Substrate Layer Thickness Effects | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Engineering, Manufacturing; Engineering, Electrical & Electronic; Materials Science, Multidisciplinary | - |
dc.relation.journalResearchArea | Engineering; Materials Science | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Cylindrical modal basis function | - |
dc.subject.keywordAuthor | depletion capacitance | - |
dc.subject.keywordAuthor | integral equation | - |
dc.subject.keywordAuthor | interconnection modeling | - |
dc.subject.keywordAuthor | layered media Green&apos | - |
dc.subject.keywordAuthor | s functions | - |
dc.subject.keywordAuthor | through-silicon via (TSV) | - |
dc.subject.keywordPlus | GREENS-FUNCTIONS | - |
dc.subject.keywordPlus | MEDIA | - |
dc.subject.keywordPlus | VIAS | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.