There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 644 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 635 | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | - |
dc.citation.volume | 62 | - |
dc.contributor.author | Lee, Yongsun | - |
dc.contributor.author | Kim, Mina | - |
dc.contributor.author | Seong, Taeho | - |
dc.contributor.author | Choi, Jaehyouk | - |
dc.date.accessioned | 2023-12-22T01:38:27Z | - |
dc.date.available | 2023-12-22T01:38:27Z | - |
dc.date.created | 2015-01-05 | - |
dc.date.issued | 2015-03 | - |
dc.description.abstract | A low phase noise injection-locked reference clock multiplier that can suppress the delta-sigma $(DeltaSigma)$ noise of $DeltaSigma$ phase-locked loops (PLLs) is proposed. By adopting a two-phase PVT-calibrator that switches the calibration resolution, the clock multiplier can reduce the frequency-acquisition time, as well as tightly regulate the real-time degradation of the phase noise. To improve the performance of the calibration method utilizing two identical oscillators, the self-injection pulse generator that balances the loadings of two oscillators is proposed. In addition, this work presents a systematic design methodology that minimizes the degradation of the phase noise over the PVT variations, based on the phase noise analysis of injection-locking. The clock multiplier was designed with the prototype $DeltaSigma$ PLL in the 65-nm CMOS process. It can provide five reference frequencies, i.e., 19.2, 28.8, 48, 57.6, and 96 MHz. The phase noise of the 96-MHz signal was $-$130.0 and $-$131.8 dBc/Hz at 100 kHz and 1 MHz offsets, respectively; the performance of low phase noise was confirmed over temperature variations. The total active area was 0.062 mm2, and the power consumption was 1.6-1.9 mW. By switching the reference frequency from 19.2 to 96 MHz, the phase noise of the prototype PLL at the 10-MHz offset from the 4.4-GHz signal was improved from $-$120.1 to $-$138.6 dBc/Hz. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.62, no.3, pp.635 - 644 | - |
dc.identifier.doi | 10.1109/TCSI.2014.2370191 | - |
dc.identifier.issn | 1549-8328 | - |
dc.identifier.scopusid | 2-s2.0-85027930471 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/9807 | - |
dc.identifier.url | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6977990 | - |
dc.identifier.wosid | 000350799100003 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier with a Two-Phase PVT-Calibrator for ΔΣ PLLs | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalResearchArea | Engineering | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Calibration | - |
dc.subject.keywordAuthor | clock multiplier | - |
dc.subject.keywordAuthor | injection-locked | - |
dc.subject.keywordAuthor | phase noise | - |
dc.subject.keywordAuthor | PVT | - |
dc.subject.keywordAuthor | Delta Sigma PLL | - |
dc.subject.keywordPlus | FRACTIONAL-N PLL | - |
dc.subject.keywordPlus | RING OSCILLATOR | - |
dc.subject.keywordPlus | FREQUENCY | - |
dc.subject.keywordPlus | CMOS | - |
dc.subject.keywordPlus | DLL | - |
dc.subject.keywordPlus | LOCKING | - |
dc.subject.keywordPlus | WAVE | - |
dc.subject.keywordPlus | VCO | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.