File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.endPage 14 -
dc.citation.number 1-2 -
dc.citation.startPage 1 -
dc.citation.title JOURNAL OF SYSTEMS ARCHITECTURE -
dc.citation.volume 54 -
dc.contributor.author Seo, Euiseong -
dc.contributor.author Park, Seonyeong -
dc.contributor.author Kim, Jinsoo -
dc.contributor.author Lee, Joonwon -
dc.date.accessioned 2023-12-22T09:06:16Z -
dc.date.available 2023-12-22T09:06:16Z -
dc.date.created 2014-12-24 -
dc.date.issued 2008-01 -
dc.description.abstract DVS is becoming an essential feature of state-of-the-art mobile processors. Interval-based DVS algorithms are widely employed in general purpose operating systems thanks to their simplicity and transparency. Such algorithms have a few problems, however, such as delayed response, prediction inaccuracies, and underestimation of the performance demand. In this paper we propose TSB (time slice based), a new DVS algorithm that takes advantage of the high transition speeds available in state-of-the-art processors. TSB adjusts processor performance at every context switch in order to match the performance demand of the next scheduled task. The performance demand of a task is predicted by analyzing its usage pattern in the previous time slice. TSB was evaluated and compared to other interval-based power management algorithms on the Linux kernel. The results show that TSB achieved similar or better energy efficiency compared to existing interval-based algorithms. In addition, TSB dramatically reduced the side effect of prolonging short-term execution times. For a task requiring 50 ms to run without a DVS algorithm, TSB prolonged the execution time by only 6% compared to results of 136% for CPUSpeed and 20% for Ondemand. -
dc.identifier.bibliographicCitation JOURNAL OF SYSTEMS ARCHITECTURE, v.54, no.1-2, pp.1 - 14 -
dc.identifier.doi 10.1016/j.sysarc.2007.03.006 -
dc.identifier.issn 1383-7621 -
dc.identifier.scopusid 2-s2.0-42949175555 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/9661 -
dc.identifier.url http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=42949175555 -
dc.identifier.wosid 000256608400002 -
dc.language 영어 -
dc.publisher ELSEVIER SCIENCE BV -
dc.title TSB: A DVS algorithm with quick response for general purpose operating systems -
dc.type Article -
dc.description.journalRegisteredClass scie -
dc.description.journalRegisteredClass scopus -
dc.subject.keywordAuthor dynamic voltage scaling -
dc.subject.keywordAuthor DVS algorithm -
dc.subject.keywordAuthor low-power techniques -
dc.subject.keywordAuthor general
purpose operating system
-

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.