File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

정지훈

Jung, Jee-Hoon
Advanced Power Interface & Power Electronics Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.title IEEE Journal of Emerging and Selected Topics in Power Electronics -
dc.contributor.author Lee, Sang-Jung -
dc.contributor.author Pyo, Su-Han -
dc.contributor.author Kang, Dae-Wook -
dc.contributor.author Shin, Dongsul -
dc.contributor.author Jung, Jee-Hoon -
dc.date.accessioned 2026-01-05T10:26:11Z -
dc.date.available 2026-01-05T10:26:11Z -
dc.date.created 2026-01-02 -
dc.date.issued 2025-09 -
dc.description.abstract Modular multilevel converter with integrated supercapacitor (SC) energy storage system (MMC-SESS) has attracted significant attention due to its high power density, fast charge/discharge capability, and long lifespan. In battery energy storage systems (BESS), the mitigation of the second harmonic current (SHC) is essential for preserving battery lifetime. However, since the SC’s lifetime is barely affected by the SHC, the second-harmonic voltage (SHV) reduction of the sub-module (SM) capacitor is more desirable than the mitigation of the SHC. This approach can reduce the SM capacitor size and improve the system power density. A second-harmonic injection strategy is proposed for an ESS interface converter, specifically aiming to reduce the SHV of the SM capacitor while maintaining the SHC’s magnitude on the SC side. The characteristics of the SHV and SHC are analyzed across the operating points of the ESS interface converter. Based on this analysis, it is verified that the proposed strategy can reduce the capacitor size by up to 40% while maintaining the SHV and SHC magnitudes. The
effectiveness is experimentally validated in a controller-hardwarein-the-loop (C-HIL) environment using a 20 [kW] delta-connected MMC-SESS and a 5 [kW] single SM prototype.
-
dc.identifier.bibliographicCitation IEEE Journal of Emerging and Selected Topics in Power Electronics -
dc.identifier.doi 10.1109/JESTPE.2025.3612150 -
dc.identifier.issn 2168-6777 -
dc.identifier.scopusid 2-s2.0-105016749428 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/89712 -
dc.language 영어 -
dc.publisher IEEE -
dc.title Second-Harmonic Injection Strategy for ESS Interface Converter to Reduce Capacitor Size in MMC-SESS -
dc.type Article -
dc.description.isOpenAccess FALSE -
dc.type.docType Article -
dc.description.journalRegisteredClass scie -
dc.description.journalRegisteredClass scopus -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.