File Download

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

정후영

Jeong, Hu Young
UCRF Electron Microscopy group
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Boltzmann Switching MoS2 Metal-Semiconductor Field-Effect Transistors Enabled by Monolithic-Oxide-Gapped Metal Gates at the Schottky-Mott Limit

Author(s)
Kim, Yeon HoJiang, WeiLee, DonghunMoon, DonghoonChoi, Hyun-YoungShin, June-ChulJeong, YeonsuKim, Jong ChanLee, JaehoHuh, WoongHan, Chang YongSo, Jae-PilKim, Tae SooKim, Seong BeenKoo, Hyun CheolWang, GunukKang, KibumPark, Hong-GyuJeong, Hu YoungIm, SeongilLee, Gwan-HyoungLow, TonyLee, Chul-Ho
Issued Date
2024-04
DOI
10.1002/adma.202314274
URI
https://scholarworks.unist.ac.kr/handle/201301/82797
Citation
ADVANCED MATERIALS, pp.2314274
Abstract
A gate stack that facilitates a high-quality interface and tight electrostatic control is crucial for realizing high-performance and low-power field-effect transistors (FETs). However, when constructing conventional metal-oxide-semiconductor structures with two-dimensional (2D) transition metal dichalcogenide channels, achieving these requirements becomes challenging due to inherent difficulties in obtaining high-quality gate dielectrics through native oxidation or film deposition. Here, a gate-dielectric-less device architecture of van der Waals Schottky gated metal-semiconductor FETs (vdW-SG MESFETs) using a molybdenum disulfide (MoS2) channel and surface-oxidized metal gates such as nickel and copper is reported. Benefiting from the strong SG coupling, these MESFETs operate at remarkably low gate voltages, <0.5 V. Notably, they also exhibit Boltzmann-limited switching behavior featured by a subthreshold swing of approximate to 60 mV dec(-1) and negligible hysteresis. These ideal FET characteristics are attributed to the formation of a Fermi-level (E-F) pinning-free gate stack at the Schottky-Mott limit. Furthermore, authors experimentally and theoretically confirm that E-F depinning can be achieved by suppressing both metal-induced and disorder-induced gap states at the interface between the monolithic-oxide-gapped metal gate and the MoS2 channel. This work paves a new route for designing high-performance and energy-efficient 2D electronics.
Publisher
WILEY-V C H VERLAG GMBH
ISSN
0935-9648
Keyword (Author)
MoS22D semiconductorsFermi-level pinninglow-power electronicsmetal-semiconductor field-effect transistors

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.