File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.contributor.advisor Bien. Franklin -
dc.contributor.author Lee, Seung-Ju -
dc.date.accessioned 2024-04-11T15:20:15Z -
dc.date.available 2024-04-11T15:20:15Z -
dc.date.issued 2024-02 -
dc.description.abstract This thesis introduces a fully state-based phase selection (FSPS) technique for a current-mode three- level boost converter (3L-BST). The proposed FSPS technique dynamically selects the operating phase of the 3L-BST to ensure that the voltage across the flying capacitor (VCF) is maintained at half of the output voltage (VO) and changes the operation mode at the mode transition region. It enables a seamless transition of the operation mode and consecutive charging or discharging of the flying capacitor at the same duty cycle during each switching period. Hence, the 3L-BST enhances the speed of VCF calibration while ensuring a stable startup, eliminating sub-harmonic oscillations in the inductor current resulting from VCF calibration. Additionally, this leads to a reduction in output voltage fluctuations within the mode transition region. Moreover, for the stability of both valley and peak current-mode control across a wide output voltage range, the presented FSPS technique uses an adaptive slope generator (ASG) with an adjustable slope that can seamlessly transition from negative to positive. The implemented 3L-BST with FSPS technique, fabricated in a 0.18-μm bipolar-CMOS-DMOS (BCD) process, occupies a chip area of 5.51 mm². The proposed 3L-BST achieves a peak efficiency of 95.3%, accommodating an input range of 2–6 V, an output range of 5–32 V, and supporting a maximum load current of 0.5 A. Notably, the inductor current ripples are reduced by a factor of 1.45 compared to previous VCF calibration methods and the entire startup time takes 490 μs. -
dc.description.degree Master -
dc.description Department of Electrical Engineering -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/82174 -
dc.identifier.uri http://unist.dcollection.net/common/orgView/200000743940 -
dc.language ENG -
dc.publisher Ulsan National Institute of Science and Technology -
dc.rights.embargoReleaseDate 9999-12-31 -
dc.rights.embargoReleaseTerms 9999-12-31 -
dc.title High-speed flying capacitor voltage calibration and seamless mode transition technique for three-level DC-DC boost converter -
dc.type Thesis -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.