File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.endPage 705 -
dc.citation.number 4 -
dc.citation.startPage 701 -
dc.citation.title IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS -
dc.citation.volume 19 -
dc.contributor.author Choi, Jaehyouk -
dc.contributor.author Kim, Stephen T. -
dc.contributor.author Kim, Woonyun -
dc.contributor.author Kim, Kwan-Woo -
dc.contributor.author Lim, Kyutae -
dc.contributor.author Laskar, Joy -
dc.date.accessioned 2023-12-22T06:12:51Z -
dc.date.available 2023-12-22T06:12:51Z -
dc.date.created 2014-10-30 -
dc.date.issued 2011-04 -
dc.description.abstract A programmable delay locked loop (DLL) based clock generator, providing a high multiplication factor, has been developed in a 0.18-μm CMOS technology. Utilizing the proposed pulse generator, purely consisting of D flip flops (DFFs) and inverters, the clock generator provides a high multiplication factor of up to 24. It consumes only 16.2 mW when generating 2.16 GHz output signals. In addition, the proposed saturated-type unit delay cell adopted in the voltage controlled delay line (VCDL) is capable of providing a long delay while maintaining fast-switching signal edges. Thus, the DLL can lock up an input reference frequency as low as 30 MHz while maintaining good phase noise performance and small chip area occupancy. The phase noise is - 88.7 and - 99.8 dBc/Hz at 10 kHz and 100 kHz offsets, respectively, from the operating frequency of 1.2 GHz, which is equivalent to a 1.7 ps RMS jitter. The active chip area takes only 0.051 mm2. -
dc.identifier.bibliographicCitation IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.19, no.4, pp.701 - 705 -
dc.identifier.doi 10.1109/TVLSI.2009.2036433 -
dc.identifier.issn 1063-8210 -
dc.identifier.scopusid 2-s2.0-79953110653 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/8055 -
dc.identifier.url http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=79953110653 -
dc.identifier.wosid 000288681400017 -
dc.language 영어 -
dc.publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC -
dc.title A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor -
dc.type Article -
dc.description.journalRegisteredClass scie -
dc.description.journalRegisteredClass scopus -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.