There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 973 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 969 | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 20 | - |
dc.contributor.author | Choi, Jaehyouk | - |
dc.contributor.author | Kim, Woonyun | - |
dc.contributor.author | Lim, Kyutae | - |
dc.date.accessioned | 2023-12-22T05:09:39Z | - |
dc.date.available | 2023-12-22T05:09:39Z | - |
dc.date.created | 2014-10-30 | - |
dc.date.issued | 2012-05 | - |
dc.description.abstract | This paper proposes a new reference-spur elimination architecture for a charge-pump-based phase locked loop (PLL) using an edge interpolation technique. By utilizing a charge-distribution mechanism on the control voltage of the voltage-controlled oscillator, the proposed architecture is capable of suppressing high-order harmonics of the reference spur, as well as a fundamental spur. In implementation, the eight-stage edge interpolator achieved more than 16-dB additional spur suppression. In addition, the harmonics of the reference spur within a 104-MHz frequency offset, the location of the eighth harmonic of the reference spur, were dramatically suppressed. The prototype PLL was fully integrated in a 0.18-mu m CMOS technology, which occupies a 670 mu m x 640 mu m active chip area. Additional circuits for the edge interpolator consumes less than one-fifth of the total area and power. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.20, no.5, pp.969 - 973 | - |
dc.identifier.doi | 10.1109/TVLSI.2011.2129602 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.scopusid | 2-s2.0-84859793559 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/8041 | - |
dc.identifier.url | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5744146 | - |
dc.identifier.wosid | 000302640200018 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL | - |
dc.type | Article | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Edge interpolator | - |
dc.subject.keywordAuthor | phase locked loop (PLL) | - |
dc.subject.keywordAuthor | reference spur | - |
dc.subject.keywordPlus | SYNTHESIZER | - |
dc.subject.keywordPlus | REDUCTION | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.