File Download
There are no files associated with this item.
SFX Link
- Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
- Kim, Jingook
- Integrated Circuit and Electromagnetic Compatibility Lab.
Views & Downloads
Detailed Information
Cited time in 
Cited time in 
Cited time in
Metadata Downloads
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.citation.conferencePlace | US | - |
| dc.citation.conferencePlace | New Orleans | - |
| dc.citation.endPage | 222 | - |
| dc.citation.startPage | 217 | - |
| dc.citation.title | 2019 IEEE International Symposium on Electromagnetic Compatibility, Signal and Power Integrity, EMC+SIPI 2019 | - |
| dc.contributor.author | Sun, Yin | - |
| dc.contributor.author | Kim, Jingook | - |
| dc.contributor.author | Hwang, Chulsoon | - |
| dc.date.accessioned | 2024-02-01T00:06:35Z | - |
| dc.date.available | 2024-02-01T00:06:35Z | - |
| dc.date.created | 2019-10-25 | - |
| dc.date.issued | 2019-07-22 | - |
| dc.description.abstract | A new concept of target impedance which directly correlates the I/O buffer output jitter with the power distribution network (PDN) design is proposed. Jitter-ware target impedance is derived from the time domain waveform of power voltage ripple and the maximum allowable jitter assuming the single stage buffer as a RC network, which is then applied to the PDN design given a certain jitter specification. From HSPICE simulation of transient switching current, PDN impedance and power voltage ripple, it is shown that the proposed jitter-aware target impedance successfully correlates power supply induced jitter (PSIJ) and PDN impedance parameters with a simple analytical expression. | - |
| dc.identifier.bibliographicCitation | 2019 IEEE International Symposium on Electromagnetic Compatibility, Signal and Power Integrity, EMC+SIPI 2019, pp.217 - 222 | - |
| dc.identifier.doi | 10.1109/ISEMC.2019.8825313 | - |
| dc.identifier.issn | 0000-0000 | - |
| dc.identifier.scopusid | 2-s2.0-85073064844 | - |
| dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/79472 | - |
| dc.identifier.url | https://ieeexplore.ieee.org/document/8825313 | - |
| dc.language | 영어 | - |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
| dc.title | Jitter-Aware Target Impedance | - |
| dc.type | Conference Paper | - |
| dc.date.conferenceDate | 2019-07-22 | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.