There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 635 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 627 | - |
dc.citation.title | IEEE TRANSACTIONS ON ELECTRON DEVICES | - |
dc.citation.volume | 49 | - |
dc.contributor.author | Kim, DH | - |
dc.contributor.author | Sung, SK | - |
dc.contributor.author | Kim, Kyung Rok | - |
dc.contributor.author | Lee, JD | - |
dc.contributor.author | Park, BG | - |
dc.contributor.author | Choi, BH | - |
dc.contributor.author | Hwang, SW | - |
dc.contributor.author | Ahn, D | - |
dc.date.accessioned | 2023-12-22T11:38:47Z | - |
dc.date.available | 2023-12-22T11:38:47Z | - |
dc.date.created | 2014-10-28 | - |
dc.date.issued | 2002-04 | - |
dc.description.abstract | Novel single-electron transistors (SETs) with side-wall depletion gates on a silicon-on-insulator nanometer-scale wire are proposed and fabricated, using the combination of the conventional lithography and process technology. Clear Coulomb oscillation originated from the two electrically induced tunnel junctions and the single Si island between them is observed at 77 K. The island size dependence of the electrical characteristics shows the good controllability and reproducibility of the proposed fabrication method. Furthermore, the device characteristics are immune to gate bias conditions, and the position of Coulomb oscillation peak is controlled by the sidewall depletion gate voltage, without the additional gate electrode. Based on the current switching by sidewall gate voltage, the basic operation of the dynamic four-input multifunctional SET logic circuit is demonstrated at 10 K. The proposed SET offers the feasibility of the device design and optimization for SET logic circuits, in that its device parameters and circuit parameters are controllable by the conventional VLSI technology. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON ELECTRON DEVICES, v.49, no.4, pp.627 - 635 | - |
dc.identifier.issn | 0018-9383 | - |
dc.identifier.scopusid | 2-s2.0-0036539033 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/7943 | - |
dc.identifier.url | http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=0036539033 | - |
dc.identifier.wosid | 000174667600014 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Silicon single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic | - |
dc.type | Article | - |
dc.description.journalRegisteredClass | scopus | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.