BROWSE

Related Researcher

Author's Photo

Kim, Kyung Rok
Nano-Electronic Emerging Devices (NEEDs) Lab
Research Interests
  • Nano-CMOS, neuromorphic device, terahertz (THz) plasma-wave transistor (PWT)

ITEM VIEW & DOWNLOAD

Single-electron transistor based on a silicon-on-insulator quantum wire fabricated by a side-wall patterning method

DC Field Value Language
dc.contributor.author Kim, DH ko
dc.contributor.author Sung, SK ko
dc.contributor.author Sim, JS ko
dc.contributor.author Kim, Kyung Rok ko
dc.contributor.author Lee, JD ko
dc.contributor.author Park, BG ko
dc.contributor.author Choi, BH ko
dc.contributor.author Hwang, SW ko
dc.contributor.author Ahn, D ko
dc.date.available 2014-10-29T00:19:33Z -
dc.date.created 2014-10-27 ko
dc.date.issued 2001-12 -
dc.identifier.citation APPLIED PHYSICS LETTERS, v.79, no.23, pp.3812 - 3814 ko
dc.identifier.issn 0003-6951 ko
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/7861 -
dc.identifier.uri http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=0035803208 ko
dc.description.abstract We propose and implement a promising fabrication technology for geometrically well-defined single-electron transistors based on a silicon-on-insulator quantum wire and side-wall depletion gates. The 30-nm-wide silicon quantum wire is defined by a combination of conventional photolithography and process technology, called a side-wall patterning method, and depletion gates for two tunnel junctions are formed by the doped polycrystalline silicon sidewall. The good uniformity of the wire suppresses unexpected potential barriers. The fabricated device shows clear single-electron tunneling phenomena by an electrostatically defined single island at liquid nitrogen temperature and insensitivity of the Coulomb oscillation period to gate bias conditions. ko
dc.description.statementofresponsibility open -
dc.language ENG ko
dc.publisher AMER INST PHYSICS ko
dc.subject FIELD-EFFECT TRANSISTOR ko
dc.subject COULOMB-BLOCKADE ko
dc.subject ROOM-TEMPERATURE ko
dc.subject VOLTAGE GAIN ko
dc.subject GATE ko
dc.subject DOT ko
dc.subject SWITCH ko
dc.title Single-electron transistor based on a silicon-on-insulator quantum wire fabricated by a side-wall patterning method ko
dc.type ARTICLE ko
dc.identifier.scopusid 2-s2.0-0035803208 ko
dc.identifier.wosid 000172362500022 ko
dc.type.rims ART ko
dc.description.wostc 25 *
dc.description.scopustc 26 *
dc.date.tcdate 2015-05-06 *
dc.date.scptcdate 2014-10-27 *
dc.identifier.doi 10.1063/1.1421081 ko
Appears in Collections:
EE_Journal Papers

find_unist can give you direct access to the published full text of this article. (UNISTARs only)

Show simple item record

qrcode

  • mendeley

    citeulike

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

MENU