File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

정창욱

Jeong, Changwook
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.conferencePlace JA -
dc.citation.conferencePlace Virtual, Kobe -
dc.citation.endPage 260 -
dc.citation.startPage 257 -
dc.citation.title 2020 International Conference on Simulation of Semiconductor Processes and Devices -
dc.contributor.author Kim, Yohan -
dc.contributor.author Myung, Sanghoon -
dc.contributor.author Ryu, Jisu -
dc.contributor.author Jeong, Changwook -
dc.contributor.author Kim, Dae Sin -
dc.date.accessioned 2024-01-31T22:38:53Z -
dc.date.available 2024-01-31T22:38:53Z -
dc.date.created 2022-04-11 -
dc.date.issued 2020-09-23 -
dc.description.abstract This paper proposes a novel compact modeling framework based on artificial neural networks and physics informed machine learning techniques. This physics- augmented neural compact model shows highly accurate fitting abilities and physically consistent inferences even at the unseen data. It is also scalable and technology independent, and consequently, is suitable for electrical modeling of new emerging devices. In addition, this neural compact model is able to cover both digital and analog circuit analysis due to the weight decay regularization as well as high order derivative losses. Finally, it is applied to promising DRAM and Logic technologies to be evaluated in terms of its scalability and fitting accuracy. The CMC's (Compact Model Coalition) standard model API (Application Programming Interface) supports the custom model implementation for SPICE. Therefore, this framework enables the circuit simulators to assess technology-independent PPA (Power, Performance, Area) and early-stage DTCO (Design Technology Cooptimization) for new emerging devices. -
dc.identifier.bibliographicCitation 2020 International Conference on Simulation of Semiconductor Processes and Devices, pp.257 - 260 -
dc.identifier.doi 10.23919/SISPAD49475.2020.9241638 -
dc.identifier.scopusid 2-s2.0-85096243398 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/78196 -
dc.language 영어 -
dc.publisher Institute of Electrical and Electronics Engineers Inc. -
dc.title Physics-augmented neural compact model for emerging device technologies -
dc.type Conference Paper -
dc.date.conferenceDate 2020-09-23 -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.