There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 860 | - |
dc.citation.number | 6 | - |
dc.citation.startPage | 851 | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 31 | - |
dc.contributor.author | Kim, Woojung | - |
dc.contributor.author | Hong, Woojin | - |
dc.contributor.author | Kim, Jae Joon | - |
dc.contributor.author | Lee, Myunghee | - |
dc.date.accessioned | 2023-12-21T12:37:48Z | - |
dc.date.available | 2023-12-21T12:37:48Z | - |
dc.date.created | 2023-05-04 | - |
dc.date.issued | 2023-06 | - |
dc.description.abstract | This article proposes a single-loop referenceless clock and data recovery (CDR) with a bilateral bang-bang phase and frequency detector (BBPFD). The CDR achieves an unlimited frequency acquisition range in both directions of the lock frequency. The proposed BBPFD tracks the frequency by using the asymmetry of UP/DN output probability of the bang-bang phase detector (BBPD). A seamless transition between frequency acquisition and phase tracking is possible through a simple modification of the existing BBPD. The CDR has a locking time of 3 μ s under the PRBS7 pattern. The test chip was fabricated in a 28-nm CMOS process. It supports a 5.4-Gb/s link rate, making it compatible with the embedded DisplayPort (eDP) standard v1.2. The total power consumption is 3.04 mW at a speed of 5.4 Gb/s/lane. The power efficiency is 0.57-pJ/bit at a supply voltage of 0.9 V. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.31, no.6, pp.851 - 860 | - |
dc.identifier.doi | 10.1109/TVLSI.2023.3266352 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.scopusid | 2-s2.0-85159655246 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/64243 | - |
dc.identifier.wosid | 000980562500001 | - |
dc.language | 영어 | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | A 5.4-Gb/s, 0.57-pJ/bit, Single-Loop Referenceless CDR With an Unlimited Bilateral Frequency Detection Scheme | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture;Engineering, Electrical & Electronic | - |
dc.relation.journalResearchArea | Computer Science;Engineering | - |
dc.type.docType | Article | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Capture range | - |
dc.subject.keywordAuthor | clock and data recovery (CDR) | - |
dc.subject.keywordAuthor | embedded DisplayPort (eDP) | - |
dc.subject.keywordAuthor | frequency acquisition | - |
dc.subject.keywordAuthor | phase-frequency detector (PFD) | - |
dc.subject.keywordAuthor | referenceless CDR | - |
dc.subject.keywordPlus | CURRENT-MISMATCH | - |
dc.subject.keywordPlus | GB/S | - |
dc.subject.keywordPlus | PHASE | - |
dc.subject.keywordPlus | TRANSCEIVER | - |
dc.subject.keywordPlus | CIRCUIT | - |
dc.subject.keywordPlus | CLOCK | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.