There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 1672 | - |
dc.citation.number | 10 | - |
dc.citation.startPage | 1669 | - |
dc.citation.title | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.volume | 43 | - |
dc.contributor.author | Wu, Xiangjin | - |
dc.contributor.author | Khan, Asir Intisar | - |
dc.contributor.author | Ramesh, Pranav | - |
dc.contributor.author | Perez, Christopher | - |
dc.contributor.author | Kim, Kangsik | - |
dc.contributor.author | Lee, Zonghoon | - |
dc.contributor.author | Saraswat, Krishna | - |
dc.contributor.author | Goodson, Kenneth E. | - |
dc.contributor.author | Wong, H-S Philip | - |
dc.contributor.author | Pop, Eric | - |
dc.date.accessioned | 2023-12-21T13:37:19Z | - |
dc.date.available | 2023-12-21T13:37:19Z | - |
dc.date.created | 2022-11-10 | - |
dc.date.issued | 2022-10 | - |
dc.description.abstract | Resistance drift in phase change memory (PCM) reduces the accuracy of analog computing applications such as neural network inference. Recently, PCMs based on superlattice (SL) phase change layers have shown low resistance drift, however the origin of this low drift remains unexplored. Here, we uncover that resistance drift in SL-PCM based on alternating layers of Sb2Te3 and Ge2Sb2Te5 (GST) is controlled by the number of SL interfaces as well as the degree of SL intermixing. Temperature-dependent measurements reveal smaller and more stable activation energy upon annealing (thus suppressed structural relaxation) in our SL-PCM vs. control GST devices, accounting for the low resistance drift. By controlling SL interfaces, we achieve low resistance drift coefficient nu < 0.01 in these SL-PCMs, maintained after extensive cycling and at various read voltages and intervals - showing robustness required for analog computing with PCM. | - |
dc.identifier.bibliographicCitation | IEEE ELECTRON DEVICE LETTERS, v.43, no.10, pp.1669 - 1672 | - |
dc.identifier.doi | 10.1109/LED.2022.3203971 | - |
dc.identifier.issn | 0741-3106 | - |
dc.identifier.scopusid | 2-s2.0-85137904957 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/60012 | - |
dc.identifier.wosid | 000861441600023 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Understanding Interface-Controlled Resistance Drift in Superlattice Phase Change Memory | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalResearchArea | Engineering | - |
dc.type.docType | Article | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Phase change memory | - |
dc.subject.keywordAuthor | PCM | - |
dc.subject.keywordAuthor | GST | - |
dc.subject.keywordAuthor | superlattice | - |
dc.subject.keywordAuthor | low resistance drift | - |
dc.subject.keywordAuthor | interface | - |
dc.subject.keywordAuthor | temperature | - |
dc.subject.keywordPlus | SWITCHING CURRENT-DENSITY | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.