There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.conferencePlace | US | - |
dc.citation.conferencePlace | Hawaii; USA | - |
dc.citation.endPage | 109 | - |
dc.citation.startPage | 108 | - |
dc.citation.title | International Conference on New Phenomena in Mesoscopic Structures | - |
dc.contributor.author | Kim, Kyung Rok | - |
dc.contributor.author | Park, Byung-Gook | - |
dc.contributor.author | Kim, Dae Hwan | - |
dc.contributor.author | Song, Ki-Whan | - |
dc.contributor.author | Lee, Jong Duk | - |
dc.date.accessioned | 2023-12-20T06:06:06Z | - |
dc.date.available | 2023-12-20T06:06:06Z | - |
dc.date.created | 2014-12-23 | - |
dc.date.issued | 2003-12-01 | - |
dc.description.abstract | We have implemented a sidewall spacer patterning method for novel dual-gate single-electron transistor (DGSET) and metal–oxide–semiconductor-based SET (MOSET) based on the uniform SOI wire, using conventional lithography and processing technology. A 30 nm wide silicon quantum wire is defined by a sidewall spacer patterning method, and depletion gates for two tunnel junctions of the DGSET are formed by the doped polycrystalline silicon sidewall. The fabricated DGSET and MOSET show clear single-electron tunneling phenomena at liquid nitrogen temperature and insensitivity of the Coulomb oscillation period to gate bias conditions. On the basis of the phase control capability of the sidewall depletion gates, we have proposed a complementary self-biasing method, which enables the SET/CMOS hybrid multi-valued logic (MVL) to operate perfectly well at high temperature, where the peak-to-valley current ratio of Coulomb oscillation severely decreases. The suggested scheme is evaluated by SPICE simulation with an analytical DGSET model, and it is confirmed that even DGSETs with a large Si island can be utilized efficiently in the multi-valued logic. | - |
dc.identifier.bibliographicCitation | International Conference on New Phenomena in Mesoscopic Structures, pp.108 - 109 | - |
dc.identifier.doi | 10.1016/j.spmi.2004.03.013 | - |
dc.identifier.issn | 07496036 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/46938 | - |
dc.identifier.url | https://www.sciencedirect.com/science/article/pii/S0749603604000448?via%3Dihub | - |
dc.language | 영어 | - |
dc.publisher | Arizona State University | - |
dc.title | Single-Electron Transistors Fabricated with Sidewall Spacer Patterning | - |
dc.type | Conference Paper | - |
dc.date.conferenceDate | 2003-12-01 | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.