File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

백웅기

Baek, Woongki
Intelligent System Software Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.conferencePlace US -
dc.citation.conferencePlace Scottsdale -
dc.citation.endPage 108 -
dc.citation.startPage 97 -
dc.citation.title 2007 IEEE 13th International Symposium on High Performance Computer Architecture, HPCA-13 -
dc.contributor.author Baek, Woongki -
dc.contributor.author Chafi, Hassan -
dc.contributor.author Casper, Jared -
dc.contributor.author Carlstrom, Brian D. -
dc.contributor.author McDonald, Austen -
dc.contributor.author Minh, Chi Cao -
dc.contributor.author Kozyrakis, Christos -
dc.contributor.author Olukotun, Kunle -
dc.date.accessioned 2023-12-20T05:06:46Z -
dc.date.available 2023-12-20T05:06:46Z -
dc.date.created 2015-07-09 -
dc.date.issued 2007-02-10 -
dc.description.abstract Transactional Memory (TM) provides mechanisms that promise to simplify parallel programming by eliminating the need for locks and their associated problems (deadlock, livelock, priority inversion, convoying). For TM to be adopted in the long term, not only does it need to deliver on these promises, but it needs to scale to a high number of processors. To date, proposals for scalable TM have relegated livelock issues to user-level contention managers. This paper presents the first scalable TM implementation for directory-based distributed shared memory systems that is livelock free without the need for user-level intervention. The design is a scalable implementation of optimistic concurrency control that supports parallel commits with a two-phase commit protocol, uses write-back caches, and filters coherence messages. The scalable design is based on Transactional Coherence and Consistency (TCC), which supports continuous transactions and fault isolation. A performance evaluation of the design using both scientific and enterprise benchmarks demonstrates that the directory-based TCC design scales efficiently for NUMA systems up to 64 processors. © 2007 IEEE -
dc.identifier.bibliographicCitation 2007 IEEE 13th International Symposium on High Performance Computer Architecture, HPCA-13, pp.97 - 108 -
dc.identifier.doi 10.1109/HPCA.2007.346189 -
dc.identifier.issn 1530-0897 -
dc.identifier.scopusid 2-s2.0-34547700390 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/46869 -
dc.identifier.url http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4147652 -
dc.language 영어 -
dc.publisher 2007 IEEE 13th International Symposium on High Performance Computer Architecture, HPCA-13 -
dc.title A scalable, non-blocking approach to transactional memory -
dc.type Conference Paper -
dc.date.conferenceDate 2007-02-10 -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.