There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.conferencePlace | TH | - |
dc.citation.conferencePlace | Phuket | - |
dc.citation.endPage | 35 | - |
dc.citation.startPage | 29 | - |
dc.citation.title | 3rd IASTED International Conference on Advances in Computer Science and Technology (ACST 2007) | - |
dc.contributor.author | Kyu, Hyung Lee | - |
dc.contributor.author | In, Hwan Do | - |
dc.contributor.author | Choi, Jongmoo | - |
dc.contributor.author | Lee, Donghee | - |
dc.contributor.author | Noh, Sam H. | - |
dc.date.accessioned | 2023-12-20T05:06:34Z | - |
dc.date.available | 2023-12-20T05:06:34Z | - |
dc.date.created | 2016-09-27 | - |
dc.date.issued | 2007-04-02 | - |
dc.description.abstract | Nonvolatile RAM (NVRAM) technology is advancing rapidly with 1-2Mb capacity single-chip prototypes becoming available from major semiconductor companies. We will soon see NVRAM become an everyday component of our commodity computers. This paper explores the use of NVRAM as part of the buffer cache. A nonvolatile buffer cache provides a computer system with a means to maintain complete consistency as well as improved performance. The results of this paper can be summarized as follows. First, we show that the hit ratio that has been a commonly used metric to measure buffer cache performance is no longer adequate for caches with NVRAM. Instead of the hit ratio, we need to count the number of disk accesses to assess user perceived cache performance. Second, we show that because of this change in performance metric, when managing a buffer cache with NVRAM, one can do better than when using the MIN replacement algorithm mainly by distinguishing read and write operations. With this, we show that there is room for improvement in efficiently handling caches with NVRAM. Finally, based on these findings, we propose a simple and practical buffer management technique that improves on using the LRU algorithm. | - |
dc.identifier.bibliographicCitation | 3rd IASTED International Conference on Advances in Computer Science and Technology (ACST 2007), pp.29 - 35 | - |
dc.identifier.scopusid | 2-s2.0-56149111412 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/35805 | - |
dc.identifier.url | http://dl.acm.org/citation.cfm?id=1322473 | - |
dc.language | 영어 | - |
dc.publisher | 3rd IASTED International Conference on Advances in Computer Science and Technology (ACST 2007) | - |
dc.title | Write-aware buffer cache management scheme for nonvolatile RAM | - |
dc.type | Conference Paper | - |
dc.date.conferenceDate | 2007-04-02 | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.