File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

남범석

Nam, Beomseok
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.conferencePlace UK -
dc.citation.conferencePlace Liverpool, ENGLAND -
dc.citation.endPage 860 -
dc.citation.startPage 855 -
dc.citation.title IEEE 14th International Conference on High Performance Computing and Communications (HPCC) / IEEE 9th International Conference on Embedded Software and Systems (ICESS) -
dc.contributor.author Kim, Jinwoong -
dc.contributor.author Hong, Sumin -
dc.contributor.author Nam, Beomseok -
dc.date.accessioned 2023-12-20T02:06:40Z -
dc.date.available 2023-12-20T02:06:40Z -
dc.date.created 2013-05-31 -
dc.date.issued 2012-06-25 -
dc.description.abstract CUDA is a parallel programming environment that enables significant performance improvement by lever-aging the massively parallel processing capability of the GPU. Inherently spatial indexing structures such as R-Trees are not well suited for CUDA environment due to its irregular tree traversal for range queries. Traversing irregular tree search paths makes it hard to maximize the utilization of many-core architectures. In this paper, we propose assigning an individual sub-tree to each SMP (streaming multi-processor) in GPGPU, such that CUDA cores in the same SMP co-operate to navigate tree index nodes. This parallel partitioned-indexing improves the utilization of many cores in GPGPU significantly. Also, we propose a new range query search algorithm -three-phase-search that avoids non-sequential random access to tree nodes and accelerates the search performance of spatial indexing structures on GPU. Our experimental results show that GPU-based parallel spatial indexing scheme on NVIDA Tesla M2090 GPGPU outperforms the CPU-based multi-threaded R-trees on AMD Opteron 6128HE processor by two times. -
dc.identifier.bibliographicCitation IEEE 14th International Conference on High Performance Computing and Communications (HPCC) / IEEE 9th International Conference on Embedded Software and Systems (ICESS), pp.855 - 860 -
dc.identifier.doi 10.1109/HPCC.2012.121 -
dc.identifier.scopusid 2-s2.0-84870405425 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/32845 -
dc.identifier.url http://ieeexplore.ieee.org/document/6332259/ -
dc.identifier.wosid 000310377500112 -
dc.language 영어 -
dc.publisher IEEE COMPUTER SOC -
dc.title A Performance Study of Traversing Spatial Indexing Structures in Parallel on GPU -
dc.type Conference Paper -
dc.date.conferenceDate 2012-06-25 -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.